DS1603 (Dallas)
Elapsed Time Counter Module

No Preview Available !

Click to Download PDF File for PC

www.dalsemi.com
DS1603
Elapsed Time Counter Module
FEATURES
§ Two 32–bit counters keep track of real time
and elapsed time
§ Counters keep track of seconds for over 125
years
§ Battery powered counter counts seconds from
the time battery is attached until VBAT is less
than 2.5 volts
§ VCC powered counter counts seconds while
VCC is above 4.25 volts and retains the count
in the absence of VCC under battery backup
power
§ Clear function resets selected counter to 0
§ Read/Write serial port affords low pin count
§ Powered internally by a lithium energy cell
that provides over 10 years of operation
§ 1-byte protocol defines read/write, counter
address and software clear function
§ Self-contained crystal provides an accuracy of
±2 min per month
§ Operating temperature range of 0°C to 70°C
§ Low profile SIP module
PIN ASSIGNMENT
VCC
RST
DQ
NC
CLK
OSC
GND
1
2
3
4
5
6
7
PIN DESCRIPTION
RST
CLK
DQ
GND
VCC
OSC
NC
- Reset
- Clock
- Data Input/Output
- Ground
- +5 Volts
- 1 Hz Oscillator Output
- No Connect
DESCRIPTION
The DS1603 is a real time clock/elapsed time counter designed to count seconds when VCC power is
applied and continually count seconds under battery backup power with an additional counter regardless
of the condition of VCC. The continuous counter can be used to derive time of day, week, month, and year
by using a software algorithm. The VCC powered counter will automatically record the amount of time
that VCC power is applied. This function is particularly useful in determining the operational time of
equipment in which the DS1603 is used. Alternatively, this counter can also be used under software
control to record real time events. Communication to and from the DS1603 takes place via a 3–wire
serial port. A 1-byte protocol selects read/ write functions, counter clear functions and oscillator trim. The
device contains a 32.768 kHz crystal which will keep track of time to within ±2 min/mo. An internal
lithium energy source contains enough energy to power the continuous seconds counter for over 10 years.
OPERATION
The main elements of the DS1603 are shown in Figure 1. As shown, communications to and from the
elapsed time counter occur over a 3–wire serial port. The port is activated by driving RST to a high state.
With RST at high level 8 bits are loaded into the protocol shift register providing read/write, register
select, register clear, and oscillator trim information. Each bit is serially input on the rising edge of the
1 of 8
080299


DS1603 (Dallas)
Elapsed Time Counter Module

No Preview Available !

Click to Download PDF File for PC

DS1603
clock input. After the first eight clock cycles have loaded the protocol register with a valid protocol
additional clocks will output data for a read or input data for a write. VCC must be present to access the
DS1603. If VCC < the internal power supply (approximately 3.0 volts) the DS1603 will switch to internal
power and disable the serial port to conserve energy. When running off of the internal power supply, only
the continuous counter will continue to count and the counter powered by VCC will stop, but retain the
count which had accumulated when VCC power was lost.
PROTOCOL REGISTER
The protocol bit definition is shown in Figure 2. Valid protocols and the resulting actions are shown in
Table 1. Each data transfer to the protocol register designates what action is to occur. As defined, the
MSB (bit 7 which is designated ACC) selects the 32–bit continuous counter for access. If ACC is a
logical 1 the continuous counter is selected and the 32 clock cycles that follow the protocol will either
read or write this counter. If the counter is being read, the contents will be latched into a different register
at the end of protocol and the latched contents will be read out on the next 32 clock cycles. This avoids
reading garbled data if the counter is clocked by the oscillator during a read. Similarly, if the counter is to
be written, the data is buffered in a register and all 32 bits are jammed into the counter simultaneously on
the rising edge of the 32nd clock. The next bit (bit 6 which is designated AVC) selects the 32–bit VCC
active counter for access. If AVC is a logical 1 this counter is selected and the 32 clock cycles that follow
will either read or write this counter. If both bit 7 and bit 6 are written to a logic high, all clock cycles
beyond the protocol are ignored and bit 5, 4, and 3 are loaded into the oscillator trim register. A value of
binary 3 (011) will give a clock accuracy of ±120 seconds per month at 25°C. Increasing the binary
number towards 7 will cause the real time clock to run faster. Conversely, lowering the binary number
towards 0 will cause the clock to run slower. Binary 000 will stop the oscillator completely. This feature
can be used to conserve battery life during storage. In this mode the internal power supply current is
reduced to 100 nA maximum. In applications where oscillator trimming is not practical or not needed, a
default setting of 011 is recommended. Bit 2 of protocol (designated CCC) is used to clear the continuous
counter. When set to logic 1, the continuous counter will reset to 0 when RST is taken low. Bit 1 of
protocol (designated CVC) is used to clear the VCC active counter. When set to logical 1, the VCC active
counter will reset to 0 when RST is taken low. Both counters can be reset simultaneously by setting CCC
and CVC both to a logical 1. Bit 0 of the protocol (designated RD) determines whether the 32 clocks to
follow will write a counter or read a counter. When RD is set to a logical 0 a write action will follow
when RD is set to a logical 1 a read action will follow. When sending the protocol, 8 bits should always
be sent. Sending less than 8 bits can produce erroneous results. If clearing the counters or trimming the
oscillator, the data transfer can be terminated after the 8–bit protocol is sent. However, when reading or
writing the counters, 32 clock cycles should always follow the protocol.
RESET AND CLOCK CONTROL
All data transfers are initiated by driving the RST input high. The RST input has two functions. First,
RST turns on the serial port logic which allows access to the protocol register for the protocol data entry.
Second, the RST signal provides a method of terminating the protocol transfer or the 32–bit counter
transfer. A clock cycle is a sequence of a falling edge followed by a rising edge. For write inputs, data
must be valid during the rising edge of the clock. Data bits are output on the falling edge of the clock
when data is being read. All data transfers terminate if the RST input is transitioned low and the DQ pin
goes to a high impedance state. RST should only be transitioned low while the clock is high to avoid
disturbing the last bit of data. All data transfers must consist of 8 bits when transferring protocol only or 8
+ 32 bits when reading or writing either counter. Data transfer is illustrated in Figure 3.
2 of 8


DS1603 (Dallas)
Elapsed Time Counter Module

No Preview Available !

Click to Download PDF File for PC

DS1603
DATA INPUT
Following the 8–bit protocol that inputs write mode, 32 bits of data are written to the selected counter on
the rising edge of the next 32 CLK cycles. After 32 bits have been entered any additional CLK cycles will
be ignored until RST is transitioned low to end data transfer and then high again to begin new data
transfer.
DATA OUTPUT
Following the eight CLK cycles that input read mode protocol, 32 bits of data will be output from the
selected counter on the next 32 CLK cycles. The first data bit to be transmitted from the selected 32–bit
counter occurs on the falling edge after the last bit of protocol is written. When transmitting data from
the selected 32–bit counter, RST must remain at high level as a transition to low level will terminate data
transfer. Data is driven out the DQ pin as long as CLK is low. When CLK is high the DQ pin is tristated.
OSCILLATOR OUTPUT
Pin 6 of the DS1603 module is a 1 Hz output signal. This signal is present only when VCC is applied and
greater than the internal power supply. However, the output is guaranteed to meet TTL requirement only
while VCC is within normal limits. This output can be used as a 1-second interrupt or time tick needed in
some applications.
INTERNAL POWER
The internal battery of the DS1603 module provides 35 mAh and will run the elapsed time counter for
over 10 years in the absence of power.
DS1603 ELAPSED TIME COUNTER BLOCK DIAGRAM Figure 1
PROTOCOL BIT MAP Figure 2
7
ACC
6
AVC
5
OSC2
4
OSC1
3
OSC0
2
CCC
1
CVC
3 of 8
0
RD


DS1603 (Dallas)
Elapsed Time Counter Module

No Preview Available !

Click to Download PDF File for PC

DS1603
VALID PROTOCOLS Table 1
ACTION
PROTOCOL
ACC AVC OSC2 OSC1 OSC0 CCC CVC RD DESCRIPTION
Read
1 0 X X X X X 1 Output continuous
Continuous
counter on the 32 clocks
Counter
following protocol.
Oscillator trim register
is not updated.
Counters are not reset.
Write
1 0 X X X X X 0 Input data to continuous
Continuous
counter on the 32 clocks
Counter
following protocol.
Oscillator trim register
is not updated.
Counters are not reset.
Read VCC
Active
0 1 X X X X X 1 Output VCC active
counter on the 32 clocks
Counter
following protocol,
oscillator trim register
is not updated.
Counters are not reset.
Write VCC
Active
01 X
X X X X 0 Input data to continuous
counter on the 32 clocks
Counter
following protocol.
Oscillator trim register
is not updated.
Counters are not reset.
Clear
0 0 X X X 1 X X Resets the continuous
Continuous
counter to all zeroes at
Counter
the end of protocol.
Oscillator trim register
is not updated.
Clear VCC
Active
0 0 X X X X 1 X Resets the VCC active
counter to all zeroes at
Counter
the end of protocol.
Oscillator trim register
is not updated.
Set Oscillator 1
1
A
B C X X 0 Sets the oscillator trim
Trim Bits
register to a value of
ABC. Counters are
unaffected.
X = Don’t Care
4 of 8


DS1603 (Dallas)
Elapsed Time Counter Module

No Preview Available !

Click to Download PDF File for PC

DATA TRANSFER Figure 3
DS1603
TIMING DIAGRAM: READ/WRITE DATA TRANSFER
NOTE: tCL, tCH, tR, and tF apply to both read and write data transfer.
5 of 8


DS1603 (Dallas)
Elapsed Time Counter Module

No Preview Available !

Click to Download PDF File for PC

ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Ground
Operating Temperature
Storage Temperature
Soldering Temperature
DS1603
–0.3V to +7.0V
0°C to 70°C
–40°C to +70°C
260°C for 10 seconds (See Note 11)
* This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operation sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods of time may affect reliability.
RECOMMENDED DC OPERATING CONDITIONS
PARAMETER
SYMBOL MIN TYP
MAX
Supply Voltage
Logic 1 Input
Logic 0 Input
VCC 4.5 5.0 5.5
VIH 2.0
VCC+0.3
VIL -0.3
0.8
(0°C to 70°C)
UNITS NOTES
V1
V1
V1
DC ELECTRICAL CHARACTERISTICS
(0°C to 70°C; VCC = 5V ±10%)
PARAMETER
SYMBOL MIN TYP
MAX
UNITS NOTES
Input Leakage
ILI -1
+1 µA
I/O Leakage
ILO -1
+1 µA
Logic 1 Output
VOH 2.4
V2
Logic 0 Output
VOL
0.4 V
3
Active Supply Current
ICC
1 mA 4
Timekeeping Current
ICC1
50 µA
5
Battery Trip Point
VTP 2.2
3.7 V
9
CAPACITANCE
PARAMETER
Input Capacitance
I/O Capacitance
SYMBOL
CI
CI/O
MIN
TYP
5
10
MAX
UNITS
pF
pF
(tA = 25°C)
NOTES
6 of 8


DS1603 (Dallas)
Elapsed Time Counter Module

No Preview Available !

Click to Download PDF File for PC

AC ELECTRICAL CHARACTERISTICS
PARAMETER
SYMBOL MIN
Data to CLK Setup
CLK to Data Hold
CLK to Data Delay
CLK Low Time
CLK High Time
CLK Frequency
CLK Rise & Fall
RST to CLK Setup
tDC
tCDH
tCDD
tCL
tCH
fCLK
tF, tR
tCC
50
60
250
250
DC
100
CLK to RST Hold
RST Inactive Time
tCCH
tCWH
60
1
RST Low to I/O High Z
tRDZ
CLK High to I/O High Z
tCDZ
PARAMETER
Expected Data
Retention Time
SYMBOL MIN
tDR 10
DS1603
(VCC = +5V ±10%; 0°C to +70°C)
TYP
MAX
UNITS NOTES
ns 6
ns 6
200 ns 6, 7, 8
ns 6
ns 6
2.0 MHz
6
500 ns
ns 6
ns 6
µs 6
70 ns
6
20 ns
6
(tA = 25°C)
TYP
MAX
UNITS NOTES
years
10
NOTES:
1. All voltages are reference to ground.
2. Logic 1 voltages are specified at a source current of 1 mA.
3. Logic 0 voltages are specified at a sink current of 4 mA.
4. ICC is specified with the DQ pin open.
5. ICC1 is specified with VCC at 5.0V and RST = GND.
6. Measured at VIH = 2.0V or VIL = 0.8V.
7. Measured at VOH = 2.4V or VOL – 0.4V.
8. Load capacitance = 50 pF.
9. Battery trip point is the point at which the VCC powered counter and the serial port stop operation.
10. The expected tDR is defined as accumulative time in the absence of VCC with the clock oscillator
running.
11. Real–Time Clock Modules can be successfully processed through conventional wave–soldering
techniques as long as temperature exposure to the lithium energy source contained within does not
exceed +85°C. Post-solder cleaning with water washing techniques is acceptable, provided that
ultrasonic vibration is not used.
7 of 8


DS1603 (Dallas)
Elapsed Time Counter Module

No Preview Available !

Click to Download PDF File for PC

DS1603 7-PIN MODULE
PKG
DIM
A IN.
MM
B IN.
MM
C IN.
MM
D IN.
MM
E IN.
MM
F IN.
MM
G IN.
MM
H IN.
MM
J IN.
MM
7-PIN
MIN MAX
0.830 0.850
21.08 21.59
0.650 0.670
16.51 17.02
0.310 0.330
7.87 8.38
0.015 0.030
0.38 0.76
0.110 0.140
2.79 3.56
0.015 0.021
0.38 0.53
0.090 0.110
2.29 2.79
0.105 0.135
2.67 3.43
0.360 0.390
9.14 9.91
DS1603
8 of 8




DS1603.pdf
Click to Download PDF File