P1300LA (Leiditech)
Thyristor Surge Suppressors

No Preview Available !

Click to Download PDF File for PC

Description
The L Series are designed to protect baseband
equipment such as modems, line cards, CPE and DSL
from damaging overvoltage transients.
The series provides a cost-effective through-hole
solution that enables equipment to comply with global
regulatory standards.
Features and Benefits
• Low voltagr overeshoot
• Low on-state voltage
• Does not degrade with use
• Fails short circuit when surged in excess of ratings
• Low Capacitance
Applicable Global Standards
• TIA-968-A
• ITU K.20/21 Enhanced level*
• ITU K.20/21 Basic Level
• GR 1089 Inter building*
• GR 1089 Inter building
• IEC 6100-4-5
• YD/T 1082
• YD/T 993
• YD/T 950
Thyristor Surge Suppressors
P0060~P3500LA_B_C Series
Electrical Characteristics
Part Number
P0060LA
P0080LA
P0300LA
P0640LA
P0720LA
P0900LA
P1100LA
P1300LA
P1500LA
P1800LA
P2300LA
P2600LA
P3100LA
P3500LA
VDRM@
VS@
VT@
IDRM=5µA 100V/µS IT=2.2Amps
IS
V min
6
6
25
58
65
75
90
120
140
170
190
220
275
320
V max
15
25
40
77
88
98
130
160
180
220
260
300
350
400
V max
4
4
4
4
4
4
4
4
4
4
4
4
4
4
mA max
800
800
800
800
800
800
800
800
800
800
800
800
800
800
IT
A max
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
IH
mA min
50
50
50
150
150
150
150
150
150
150
150
150
150
150
Capacitance
@1MHz, 2V bias
pF min
25
25
55
40
35
35
30
25
25
25
25
25
20
20
pF max
50
50
70
60
55
55
60
40
40
30
30
30
30
30
1


P1300LA (Leiditech)
Thyristor Surge Suppressors

No Preview Available !

Click to Download PDF File for PC

Thyristor Surge Suppressors
P0060~P3500LA_B_C Series
Electrical Characteristics
VDRM@
Part Number IDRM=5µA
VS@
100V/µS
VT@
IT=2.2Amps
IS
V min
V max
V max
mA max
P0060LB
6
15
4 800
P0080LB
6
25
4 800
P0300LB
25
40
4 800
P0640LB
58
77
4 800
P0720LB
65
88
4 800
P0900LB
75
98
4 800
P1100LB
90
130
4 800
P1300LB
120
160
4 800
P1500LB
140
180
4 800
P1800LB
170
220
4 800
P2300LB
190
260
4 800
P2600LB
220
300
4 800
P3100LB
275
350
4 800
P3500LB
320
400
4 800
P0060LC
6
15
4 800
P0080LC
6
25
4 800
P0300LC
25
40
4 800
P0640LC
58
77
4 800
P0720LC
65
88
4 800
P0900LC
75
98
4 800
P1100LC
90
130
4 800
P1300LC
120
160
4 800
P1500LC
140
180
4 800
P1800LC
170
220
4 800
P2300LC
190
260
4 800
P2600LC
220
300
4 800
P3100LC
275
350
4 800
P3500LC
320
400
4 800
Notes:
- Absolute maximum ratings measured at TA= 25ºC (unless otherwise noted).
- Devices are bi-directional (unless otherwise noted)
IT
A max
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
2.2
IH
mA min
50
50
50
150
150
150
150
150
150
150
150
150
150
150
50
50
50
150
150
150
150
150
150
150
150
150
150
150
Capacitance
@1MHz, 2V bias
pF min
40
40
40
40
35
35
30
25
25
25
25
20
20
20
60
60
60
55
50
45
45
40
35
35
30
30
30
25
pF max
85
85
85
60
60
60
60
40
40
40
30
30
30
30
260
260
250
155
150
140
115
105
95
90
80
80
70
65
Surge Ratings
0.2x310 1
0.5x700 2
2x10 1
2x10 2
8x20 1
1.2x50 2
10x160 1
10x160 2
IPP
10x560 1
10x560 2
5x320 1
9x720 2
10x360 1
10x360 2
A min
A min
A min
A min
A
min A min A min
A 20
150 150
90
50
75
75
B 25
250 250 150 100 100 125
C 50
500 400 200 150 200 175
Notes:
1 Current waveform in µs
2 Voltage waveform in µs
- Peak pulse current rating (IPP) is repetitive and guaranteed for the life of the product.
- IPP ratings applicable over temperature range of -40ºC to +85ºC
- The device must initially be in thermal equilibrium with -40°C < TJ < +150°C
10x1000 1
10x1000 2
A min
45
80
100
5x310 1
10x700 2
A min
75
100
200
ITSM
50/60 Hz
di/dt
A min
20
25
30
A/µs max
500
500
500
2


P1300LA (Leiditech)
Thyristor Surge Suppressors

No Preview Available !

Click to Download PDF File for PC

++II
IITT
ISS
IH
IDRM
--VV
++VV
VVTT VVDDRRMM
VVSS
--II
V-I Characteristics
Thyristor Surge Suppressors
P0060~P3500LA_B_C Series
tr = rise time to peak v alue
100
Peak
Value
td = decay time to half v alue
Waveform = tr x td
50 Half Value
0
0 tr
td
t – Time (µs)
tr x td Pulse Wave-form
14
12
10
8
6
4
2
0
-4
-6
-8
-40 -20 0 20 40 60 80 100 120 140 160
Junction Temperature (TJ
Normalized VS Change versus Junction Temperature
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
-40 -20 0 20 40 60 80 100 120 140 160
Case Temperature (TC
Normalized DC Holding Current versus Case Temperature
3


P1300LA (Leiditech)
Thyristor Surge Suppressors

No Preview Available !

Click to Download PDF File for PC

Thyristor Surge Suppressors
P0060~P3500LA_B_C Series
Thermal Considerations
Package
DO-15
Sym bol
TJ
TS
R0JA
Param eter
Operating Junction Temperature Range
Storage Temperature Range
Thermal Resistance: Junction to Ambient
Value
60
Unit
°C
°C
°C/ W
Soldering Parameters
-Temperature Min (T )s(min)
Pre Heat -Temperature Max (T )s(max)
-Time (Min to Max) (t s)
Average ramp up rate (LiquidusTemp (T
to peak)
TS(max) to TL - Ramp-up Rate
-Temperature (T L) (Liquidus)
-Temperature (t L)
Peak Temp (TP)
L)
Time within 5°C of actual Peak Temp (t p)
Ramp-down Rate
Time 2 5°C to PeakTemp (T )
Pb-Free assembly
(see Fig. 1)
60-180 secs.
3°C/sec. Max.
3°C/sec. Max.
60-150 secs.
30 secs. Max.
6°C/sec. Max.
8 min. Max.
TP
TL
TS(max)
Figure 1
Ramp-up
TS(min)
Preheat
tS
25
time to peak temperature
(t 2 5ºC to peak)
tP
Critical Zone
TL to T P
tL
Ramp-down
Time
4


P1300LA (Leiditech)
Thyristor Surge Suppressors

No Preview Available !

Click to Download PDF File for PC

Figure 1.E
xamples of protection stages for line cards
Ring
relay
Line Line
Thyristor Surge Suppressors
P0060~P3500LA_B_C Series
Ex. Analog line card
Ex. xDSL line card or terminal
In such a stage, parallel function is assumed by one or several Trisil, and is used to protect
against short duration surge (lightning). During this kind of surges the Trisil limits the voltage
across the device to be protected at its break over value and then fires. The fuse assumes
the series function, and is used to protect the module against long duration or very high
current mains disturbances (50/60Hz). It acts by safe circuit opening. Lightning surge and
mains disturbance surges are defined by standards like GR1089, FCC part 68, ITU-T K20.
Figure 2. Typical circuits
Fuse TCP 1.25A
Fuse TCP 1.25A
Tip L
T1
Gnd
T2
Fuse TCP 1.25A
Ring L
Tip S
Gnd
Ring S
Typical circuit for subscriber side
Typical circuit for central office side
5


P1300LA (Leiditech)
Thyristor Surge Suppressors

No Preview Available !

Click to Download PDF File for PC

Figure 3.T est circuit 1 for Dynamic I BO and V BO parameters
100V/µ s, di /dt< 10 A/ µs, Ipp= XXXA
Thyristor Surge Suppressors
P0060~P3500LA_B_C Series
2
U 10 µF
45
66 470
83
0.36 nF
46 µH
KeyTek 'System 2' generatorw ithP N246I module
1k V/ µs, di /dt< 10 A/ µs, Ipp= 10 A
26 µH
250 47
U 60 µF 12
46 µH
KeyTek 'System 2' generatorw ithP N246I module
Figure 4. Test circuit 2 for I BO and V BO parameters
K
ton = 20ms
R1 = 140
220V 50Hz
Vout
R2 = 240
DUT
1/4
IBO
measurement
VBO
measurement
TEST PROCEDURE
Pulse test duration (tp = 20ms):
for Bidirectional devices = Switch K is closed
for Unidirectional devices = Switch K is open
VOUT selection:
Device with VB<O
Device with VBO
200VV
200VV
OUTR= 250V MS, R1 = 140
OUTR= 480V MS, R2 = 240
6


P1300LA (Leiditech)
Thyristor Surge Suppressors

No Preview Available !

Click to Download PDF File for PC

Figure 5. Test circuit 3 for dynamic IH parameter
R
VBAT =- 48 V
D.U.T
Thyristor Surge Suppressors
P0060~P3500LA_B_C Series
Surge generator
This is a GO-NOGO test which allows to confirm the holding current (IH) level in a
functional test circuit.
TEST PROCEDURE
1/ Adjust the current level at the Iv Halue by short circuiting the AK of the D.U.T.
2/ Fire the D.U.T.w ith a surge current
I=PP 10A, 10/1000µs.
3/ The D.U.T.w ill come back off-state within 50ms maximum.
7


P1300LA (Leiditech)
Thyristor Surge Suppressors

No Preview Available !

Click to Download PDF File for PC

Thyristor Surge Suppressors
P0060~P3500LA_B_C Series
Lead Material
Terminal Finish
Body Material
Copper Alloy
100% Matte-Tin Plated
Part Marking
Part Marking Code
(Refer to Electrical Characteristics Table)
Part Numbering
Pxxx 0 G x L RP
TYPE
P = SIDACtor
MEDIAN VOLTAGE
CONSTRUCTION
VARIABLE
REEL PACK
RoHS COMPLIANT
IPP RATING
PACKAGE TYPE
Dimensions — DO-15
D
B
LG
L
High Temp Voltage
Blocking
80% Rated VDRM (VAC Peak
504 or 1008 hrs. MIL-STD-750 (Method 1040)
JEDEC, JESD22-A-101
Temp Cycling
Biased Temp &
Humidity
High Temp Storage
Low Temp Storage
cycles. MIL-STD-750 (Method 1051) EIA/JEDEC,
JESD22-A104
52 VDC
JEDEC, JESD22-A-101
JEDEC, JESD22-A-101
-65°C, 1008 hrs.
Thermal Shock
Autoclave (Pressure
Cooker Test)
Resistance to Solder
Heat
Moisture Sensitivity
Level
10 cycles. MIL-STD-750 (Method 1056) JEDEC,
JESD22-A-106
JEDEC, JESD22-A-102
Packing Options
Package
Type
G
Description Quantity
DO-15 Axial
Tape & Reel
2000
Added
RP
Industry
Standard
EIA-RS-
296-D
Dimension
B
D
G
L
Inches
MIN MAX
0.028
0.034
0.12 0.14
0.235
0.27
1
Millimeters
MIN MAX
0.711
0.864
3.048
3.556
5.969
6.858
25.4
A
E
3.15
(80.0)
TYP
recess depth max 0.75” G
Spacing
off center,
either side
0.039 (1.0)
2.55
B
(64.8)
TYP
C
D
Dimensions
are in inches
(and millimeters).
Direction of Feed
Symbols
Description
A
Component Spacing
(lead to lead)
B Inner Tape Pitch
C Tape Width
D Max. Off Alignment
E Reel Dimension
F Max. Hub Recess
G Max. Abor Hole
Inches
MM
5.08 ± 0.508
52.37 ± 1.498
6.35
1.219
330.2
76.19
17.27
8


P1300LA (Leiditech)
Thyristor Surge Suppressors

No Preview Available !

Click to Download PDF File for PC

Thyristor Surge Suppressors
P0060~P3500LA_B_C Series
SHANGHAI LEIDITECH ELECTRONICS TECHNOLOGY CO., LTD
Phone: +86- 021-50828806
Email:sale1@leiditech.com
http://www.leiditech.com
9




P1300LA.pdf
Click to Download PDF File