NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
Compact Low Power Smart
Card Interface IC
The NCN8026A is a compact and cost−effective single SIM &
smart card interface IC. It can be used with 1.8 V, 3 V and 5 V IC
cards. The card VCC supply is provided by a built−in very low drop
out and low noise Regulator. The NCN8026A offers enhanced
www.onsemi.com
performances with low VCC output ripple under load−transient
conditions, very low shutdown current and 1.8 V−to−5 V logic
MARKING
compatibility.
DIAGRAMS
This device is fully compatible with the ISO 7816−3, EMV 4.2,
UICC and related standards including NDS and other STB standards
(Nagravision, Irdeto, Conax ..). It satisfies the requirements specifying
conditional access into Set−Top−Boxes (STB) or Conditional Access
QFN24
MN SUFFIX
CASE 485L
NCN
8026A
ALYWG
G
Modules (CAM).
This smart card interface IC is available in a QFN−24 package
A = Assembly Location
providing all the industry−standard features usually required for STB
smart card interface.
L = Wafer Lot
Y = Year
W = Work Week
Features
Single IC Card Interface
G = Pb−Free Package
(Note: Microdot may be in either location)
Fully Compatible with ISO 7816−3, EMV4.2, UICC and Related
Standards Including NDS and Other STB Standards (Nagravision,
Irdeto, Conax...)
Three Bidirectional Buffered I/O Level Shifters (C4, C7 and C8)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 14 of this data sheet.
1.8 V, 3.0 V or 5.0 V $ 5 % Regulated Card Power Supply Such as
ICC 70 mA with Low VCC Ripple
Regulator Power Supply: VDDP = 2.7 V to 5.5 V (@ 1.8 V),
3.0 V to 5.5 V (@ 3.0 V) and 4.85 V to 5.5 V (@ 5.0 V)
Independent Power Supply range on Controller
Interrupt Signal INT for Card Presence and Faults
Interface such as VDD = 1.6 V to 5.5 V
Handles Class A, B and C Smart Cards
Short Circuit Protection on all Card Pins
Support up to 27 MHz input Clock with Internal
Chip Select Pin (CS) for Dual Card Operating
External Under−Voltage Lockout Threshold
Adjustment on VDD (PORADJ Pin)
Available in One Package Formats: QFN−24
Division Ratio 1/1, 1/2, 1/4 and 1/8 through CLKDIV1
and CLKDIV2
HBM ESD Protection on Card Pins up to +8 kV
(Human Body Model)
Activation / Deactivation Sequences (ISO7816
Sequencer)
Fault Protection Mechanisms Enabling Automatic
Device Deactivation in Case of Overload, Overheating,
These are Pb−Free Devices
Typical Application
Pay TV, Set Top Box Decoder with Conditional Access
and Pay−per−View
Conditional Access Module (CAM / CAS)
SIM card interface applications (UICC / USIM)
Point Of Sales and Transaction Terminals
Card Take−off or Power Supply Drop−out (OCP, OTP,
Electronic Payment and Identification
UVP)
© Semiconductor Components Industries, LLC, 2016
May, 2016 − Rev. 7
1
Publication Order Number:
NCN8026A/D


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
VDD
100 nF
VDDP
10 uF
100 nF
VDD
R1
R2
VDD
INT
PORADJ
CMDVCC
VSEL1
VSEL0
CS
CLKDIV1
CLKDIV2
CLKIN
PRES
PRES
CVCC
CRST
CCLK
CAUX1
CAUX2
CI/O
GND
100 nF
220 nF
SMART CARD
DET
GND
DET
1
Vcc
2
RST
3
4 CLK
C4
GND
Vpp
I/O
C8
5 GND
6
7
8
RSTIN
I/Ouc
AUX1uc
AUX2uc
GND
GND
GND
GND
Figure 1. Typical Smart Card Interface Application
R3
24 23 22 21 20 19
VSEL0 1
CS 2
VDDP 3
PRES 4
PRES 5
CI/O 6
NCN8026A
25
Exposed Pad
GND
18 CLKIN
17 INT
16 GND
15 VDD
14 RSTIN
13 CMDVCC
7 8 9 10 11 12
Figure 2. NCN8026A − QFN−24 Pinout
(Top View)
www.onsemi.com
2


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

GND 16
VDDP 3
NCN8026A
VDD
15
Supply Voltage
Monitoring
PORADJ 12
VSEL0 1
VSEL1 24
CMDVCC 13
INT 17
CS 2
CLKDIV1 22
CLKDIV2 23
CLKIN 18
RSTIN 14
I/Ouc 19
AUX1uc 20
AUX2uc 21
1.8 V / 3 V / 5 V LDO
11 CVCC
Control Logic
and
Fault Detection
ISO7816
Sequencer
Card
Detection
4 PRES
5 PRES
9 CCLK
Clock Divider
10 CRST
6 CIO
8 CAUX1
7 CAUX2
25 GND
Figure 3. NCN8026A Block Diagram (QFN−24 Pin Numbering)
PIN FUNCTION AND DESCRIPTION
Pin
(QFN24)
Name
Type
Description
1
VSEL0
Input Allows selecting card VCC power supply voltage mode (5V/3V or 1.8V/3V)
VSEL0 = Low; CVCC = 5 V when VSEL1 = High or 3 V when VSEL1 = Low
VSEL0 = High; CVCC = 1.8 V when VSEL1 = High or 3 V when VSEL1 = Low
2 CS Input When CS is Low, the corresponding chip is selected and the control and signal pins are configured
normally.
When CS is set High, CMDVCC, VSEL0, VSEL1, CLKDIV1, CLKDIV2 and RSTIN are latched. IOuc,
AUX1uc, and AUX2uc are set to high−impedance pull−up mode and data transmission to or from the
smart card is no longer allowed. VCC card power supply and card clock are maintained active if the
part is active.
3 VDDP Power Regulator power supply. When VDDP is below 2.5 V typical the card pins are disabled.
4
PRES
Input Card presence pin active (card present) when PRES = Low. A built−in debounce timer of about 8 ms
is activated when a card is inserted. Convenient for Normally Open (NO) Smart card connector. This
pin can be left open when not in use.
5
PRES
Input Card presence pin active (card present) when PRES = High. A built−in debounce timer of about 8 ms
is activated when a card is inserted. Convenient for Normally Closed (NC) smart card connector. This
pin can be left open when not in use.
www.onsemi.com
3


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
PIN FUNCTION AND DESCRIPTION
Pin
(QFN24)
Name
Type
Description
6
CI/O
Input/ This pin handles the connection to the serial I/O (C7) of the card connector. A bi−directional level
Output translator adapts the serial I/O signal between the card and the micro controller. A 11 kW (typical) pull
up resistor to CVCC provides a High impedance state for the smart card I/O link.
7 CAUX2 Input/ This pin handles the connection to the chip card’s serial auxiliary AUX2 I/O pin (C8). A bi−directional
Output level translator adapts the serial I/O signal between the card and the micro controller. A 11 kW
(typical) pull up resistor to CVCC provides a High impedance state for the smart card C8 pin.
8 CAUX1 Input/ This pin handles the connection to the chip card’s serial auxiliary AUX1 I/O pin (C4). A bi−directional
Output level translator adapts the serial I/O signal between the card and the micro controller. A 11 kW
(typical) pull up resistor to CVCC provides a High impedance state for the smart card C4 pin.
9 CCLK Output This pin is connected to the CLOCK card connector’s pin (Chip card’s pin C3). The Clock signal
comes from the CLKIN input through clock dividers and level shifter.
10 CRST Output This pin is connected to the chip card’s RESET pin (C2) through the card connector. A level
translator adapts the external Reset (RSTIN) signal to the smart card.
11 CVCC Power This pin is connected to the smart card power supply pin (C1). An internal low dropout regulator is
Output programmable using the pins VSEL0 and VSEL1 to supply either 5 V or 3 V or 1.8 V output voltage.
An external distributed ceramic capacitor ranging from 80 nF to 1.2 mF recommended must be
connected across CVCC and CGND. This set of capacitor (if distributed) must be low ESR (<
100 mW).
12 PORADJ Input Power−on reset threshold adjustment input pin for changing the reset threshold (VDD UVLO
threshold) thanks to an external resistor power divider. Needs to be connected to ground when
unused.
13 CMDVCC Input Command VCC pin. Activation sequence Enable/Disable pin (active Low). The activation sequence is
enabled by toggling CMDVCC High to Low and when a card is present. When CMDVCC = High, the
CVCC output is pulled low and the internal LDO is disabled unless the device has been latched by
the CS pin.
14 RSTIN Input This Reset input connected to the host and referred to VDD (microcontroller side), is connected to
the smart card Reset pin through the internal level shifter which translates the level according to the
CVCC programmed value.
15
VDD
Power This pin is connected to the system controller power supply. It configures the level shifter input stage
input to accept the signals coming from the controller. A 0.1 mF decoupling capacitor shall be used. When
VDD is below 1.45 V typical the card pins are disabled.
16 GND Ground Ground
17 INT Output The interrupt request is activated LOW on this pin. This is enabled when a card is present and the
card presence is detected by PRES or PRES pins. Similarly an interrupt is generated when CVCC is
overloaded. Inverter output (An open−drain output configuration with 50 kW pull−up resistor is
available under request (metal change)).
18
CLKIN
Input Clock Input for External Clock
19 I/Ouc Input / This pin is connected to an external micro−controller. A bi−directional level translator adapts the
Output serial I/O signal between the smart card and the external controller. A built−in constant 11 kW
(typical) resistor provides a high impedance state.
20 AUX1uc Input / This pin is connected to an external micro−controller. A bi−directional level translator adapts the
Output serial C4 signal between the smart card and the external controller. A built−in constant 11 kW (typical)
resistor provides a high impedance state.
21 AUX2uc Input / This pin is connected to an external micro−controller. A bi−directional level translator adapts the
Output serial C8 signal between the smart card and the external controller. A built−in constant 11 kW (typical)
resistor provides a high impedance state.
22 CLKDIV1 Input This pin coupled with CLKDIV2 is used to program the clock frequency division ratio (Table 2).
23 CLKDIV2 Input This pin coupled with CLKDIV1 is used to program the clock frequency division ratio (Table 2).
24
VSEL1
Input Allows selecting card VCC power supply voltage.
VSEL0 = Low: CVCC = 5 V when VSEL1 = High or 3 V when VSEL1 = Low.
VSEL0 = High: CVCC = 1.8 V when VSEL1 = High or 3 V when VSEL1 = Low.
25 GND Ground Regulator Power Supply Ground
www.onsemi.com
4


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
ATTRIBUTES
Characteristics
ESD protection
Human Body Model (HBM) (Note 1)
Card Pins (card interface pins 4−11)
All Other Pins
Machine Model (MM)
Card Pins (card interface pins 4−11)
All Other Pins
Moisture sensitivity (Note 2) QFN−24
Flammability Rating Oxygen Index: 28 to 34
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latch−up Test
1. Human Body Model (HBM), R = 1500 W, C = 100 pF.
2. For additional information, see Application Note AND8003/D.
Values
8 kV
2 kV
400 V
150 V
Level 1
UL 94 V−0 @ 0.125 in
MAXIMUM RATINGS (Note 3)
Rating
Symbol
Value
Unit
Regulator Power Supply Voltage
Power Supply from Microcontroller Side
External Card Power Supply
VDDP
VDD
CVCC
−0.3 VDDP 5.5
−0.3 VDD 5.5
−0.3 CVCC 5.5
V
V
V
Digital Input Pins
Vin
−0.3 Vin VDD
V
Digital Output Pins (I/Ouc, AUX1uc, AUX2uc, INT)
Vout
−0.3 Vout VDD
V
Smart card Output Pins
Vout
−0.3 Vout CVCC
V
Thermal Resistance Junction−to−Air
QFN−24
RqJA
90 °C/W
Operating Ambient Temperature Range
TA
−40 to +85
°C
Operating Junction Temperature Range
TJ
−40 to +125
°C
Maximum Junction Temperature
TJmax
+125
°C
Storage Temperature Range
Tstg
−65 to + 150
°C
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
3. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at TA = +25°C.
www.onsemi.com
5


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
POWER SUPPLY SECTION (VDD = 3.3 V; VDDP = 5 V; Tamb = 25°C; FCLKIN = 5 MHz)
Symbol
Rating
Min Typ Max
VDDP
Regulator Power Supply,
5.0 V Mode,
|ICC| 70 mA
3.0 V Mode,
|ICC| 70 mA
1.8 V Mode,
|ICC| 70 mA
4.75 5.0
3.0 3.3/5.0
2.7 3.3/5.0
5.5
5.5
5.5
IDDP
IDDP
Inactive mode (CMDVCC = High, CS = Low)
Active Mode, FCLKIN = 0 MHz, CoutCCLK = 33 pF, |ICVCC| = 0
(CMDVCC = Low, CS = Low)
− 2.0 3.0
− − 4.0
IDDP
IDDP
VDD
IVDD
IVDD
DC Operating supply current, FCLKIN = 5 MHz,
CoutCCLK = 33 pF, |ICVCC| = 0 (CMDVCC = Low, CS = Low)
DC Operating supply current with FCLKIN = 5 MHz,
ICVCC = 70 mA
Operating Voltage
Inactive mode − standby current (CMDVCC = High)
Operating Current − FCLKIN = 0 MHz , CoutCCLK = 33 pF |ICVCC| = 0
(CMDVCC = Low)
− − 5.0
− − 76
1.6 − 5.5
− − 1.0
− − 1.0
IVDD
Operating Current − FCLKIN = 5 MHz , CoutCCLK = 33 pF |ICVCC| = 0
(CMDVCC = Low)
− − 100
UVLOVDD Under Voltage Lock−Out (UVLO), no external resistor at pin PORADJ
(connected to GND), falling VDD level
1.35 1.45 1.55
UVLOHys UVLO Hysteresis, no external resistor at pin PORADJ (Connected to GND) (Note 4) 50
100 150
UVLOVDDP Under Voltage LockOut (UVLO) falling VDDP level
UVLOHys VDDP UVLO Hysteresis (Note 4)
2.4 2.5 2.6
50 100 150
PORADJ pin
VPORth+
VPORth−
VPORHys
tPOR
External Rising threshold voltage on VDD for Power On Reset − pin PORADJ
External Falling threshold voltage on VDD for Power On Reset − pin PORADJ
Hysteresis on VPORth (pin PORADJ) (Note 4)
Width of Power−On Reset pulse (Note 4)
No external resistor on PORADJ
External resistor on PORADJ
1.19 1.24 1.26
1.17 1.19 1.22
30 80 100
4.0 8.0 12
4.0 8.0 12
IIL Low level input leakage current, VIL < 0.5 V (Pull−down source current)
Low Dropout Regulator
0.2
CCVCC
CVCC
Output Capacitance on card power supply CVCC (Note 5)
Output Card Supply Voltage (including ripple)
1.8 V CVCC mode @ ICC 70 mA
3.0 V CVCC mode @ ICC 70 mA
5.0 V CVCC mode @ ICC 70 mA with 4.75 V VDDP 5.5 V
0.08 0.32 1.2
1.68 1.80 1.90
2.85 3.00 3.15
4.65 5.00 5.25
CVCC
ICVCC
Current pulses 7 nAs (t < 400 ns & |ICC| < 40 mA peak) (Note 4)
1.8 V mode / Ripple 150 mV (2.7 V VDDP 5.5 V)
Current pulses 40 nAs (t < 400 ns & |ICC| < 200 mA peak) (Note 4)
3.0 V mode / Ripple 150 mV (2.9 V VDDP 5.5 V)
Current pulses 40 nAs (t < 400 ns & |ICC| < 200 mA peak) (Note 4)
5.0 V mode / Ripple 150 mV (4.85 V VDDP 5.5 V)
Card Supply Current
@ 1.8 V Mode
@ 3.0 V Mode
@ 5.0 V Mode
1.66 1.80 1.90
2.70 3.00 3.30
4.60 5.00 5.30
70
70
70
ICVCC_SC
DVCVCC
Short −Circuit Current − CVCC shorted to ground
Output Card Supply Voltage Ripple peak−to−peak − fripple = 100 Hz to 200 MHz (load
transient frequency with 65 mA peak current and 50% Duty Cycle) (Note 4)
120 150
− 150
CVCCSR Slew Rate on CVCC turn−on / turn−off (Note 4)
− − 0.22
4. Guaranteed by design and characterization.
5. These values take into account the tolerance of the cms capacitor used. CMS capacitor very low ESR (< 100 mW, X5R / X7R).
Unit
V
mA
mA
mA
mA
V
mA
mA
mA
V
mV
V
mV
V
V
mV
ms
ms
mA
mF
V
V
V
V
V
V
mA
mA
mV
V/ms
www.onsemi.com
6


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
HOST INTERFACE SECTION CLKIN, RSTIN, I/Ouc, AUX1uc, AUX2uc, CLKDIV1, CLKDIV2, CMDVCC, VSEL0, VSEL1, CS
(VDD = 3.3 V; VDDP = 5 V; Tamb = 25°C; FCLKIN = 5 MHz)
Symbol
Rating
Min Typ Max
Unit
FCLKIN
VIL
Clock frequency on pin CLKIN (Note 6)
Input Voltage level Low: CLKIN, RSTIN, CLKDIV1, CLKDIV2, CMDVCC, VSEL0,
VSEL1, CS
−0.3
− 27 MHz
− 0.3 x VDD V
VIH Input Voltage level High: CLKIN, RSTIN, CLKDIV1, CLKDIV2, CMDVCC, VSEL0, 0.7 x VDD − VDD + 0.3 V
VSEL1, CS
|IIL|
|IIH|
VIL
VIH
|IIL |
|IIH|
VOH
VOL
tRi/Fi
tRo/Fo
CLKDIV1, CLKDIV2, CMDVCC, RSTIN, CLKIN, VSEL0, VSEL1, CS Low Level
Input Leakage Current, VIL = 0 V
CLKDIV1, CLKDIV2, CMDVCC, RSTIN, CLKIN, VSEL0, VSEL1, CS Low Level
Input Leakage Current, VIH = VDD
Input Voltage level Low: I/Ouc, AUX1uc, AUX2uc
Input Voltage level High: I/Ouc, AUX1uc, AUX2uc
I/Ouc, AUX1uc, AUX2uc Low level input leakage current, VIL = 0 V
I/Ouc, AUX1uc, AUX2uc High level input leakage current, VIH = VDD
I/Ouc, AUX1uc, AUX2uc data channels, @ Cs v 30 pF
High Level Output Voltage (CRD_I/O = CAUX1 = CAUX2 = CVCC)
IOH = 0
IOH = −40 mA for VDD > 2 V (IOH = −20 mA for VDD v 2 V)
Low Level Output Voltage (CRD_I/O = CAUX1 = CAUX2 = 0 V)
IOL= + 1 mA
Input Rising/Falling times (Note 6)
Output Rising/Falling times (Note 6)
− − 1.0 mA
− − 1.0 mA
−0.3 −
0.5 V
0.7 x VDD − VDD + 0.3 V
− − 600 mA
− − 10 mA
0.9 x VDD − VDD + 0.1 V
0.75 x VDD
VDD + 0.1 V
0 0.3 V
− 1.2 ms
− 0.1 ms
Rpu I/0uc, AUX1uc, AUX2uc Pull Up Resistor
VOH Output High Voltage
INT @ IOH = −15 mA (source)
VOL Output Low Voltage
INT @ IOL = 2 mA (sink)
RINT INT Pull Up Resistor
6. Guaranteed by design and characterization.
8.0 11
0.75 x VDD
0−
− 20
16 kW
V
V
0.30
− kW
www.onsemi.com
7


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
SMART CARD INTERFACE SECTION CI/O, CAUX1, CAUX2, CCLK, CRST, PRES, PRES (VDD = 3.3 V; VDDP = 5 V; Tamb = 25°C;
FCLKIN = 5 MHz)
Symbol
Rating
Min Typ Max Unit
VOH
VOL
CRST @ CVCC = 1.8 V, 3.0 V, 5.0 V
Output RESET VOH @ Irst = −200 mA
Output RESET VOL @ Irst = 200 mA
0.9 x CVCC
0
CVCC
0.20
V
V
tR Output RESET VOH @ Irst = −20 mA
0 0.4 V
tF Output RESET VOL @ Irst = 20 mA
CVCC − 0.4
CVCC
V
tR/F
Output RESET Rise time @ Cout = 100 pF (Note 7)
− − 100 ns
td Output RESET Fall time @ Cout = 100 pF (Note 7)
− − 100 ns
Output Rise/Fall times @ CVCC = 1.8 V & Cout = 100 pF (Note 7)
− 200 ns
RSTIN to CRST delay − Reset enabled (Note 7)
− − 2 ms
CCLK @ CVCC = 1.8 V, 3.0 V or 5.0 V
FCRDCLK Output Frequency (Note 7)
VOH
VOL
Output CCLK VOH @ Iclk = −200 mA
Output CCLK VOL @ Iclk = 200 mA
Output CCLK VOH @ Iclk = −70 mA
FDC Output CCLK VOL @ Iclk = 70 mA
Output Duty Cycle (Note 7)
trills
tulsa Rise & Fall time
Output CCLK Rise time @ Cout = 33 pF (Note 7)
SR Output CCLK Fall time @ Cout = 33 pF (Note 7)
Slew Rate @ Cout = 33 pF (CVCC = 3.0 V or 5.0 V) (Note 7)
CAUX1, CAUX2, CI/O @ CVCC = 1.8 V, 3.0 V, 5.0 V
0.9 x CVCC
0
0
CVCC − 0.4
45
−−
−−
0.2 −
27
CVCC
+0.2
0.4
CVCC
55
16
16
MHz
V
V
V
V
%
ns
ns
V/ns
VIH Input Voltage High Level
1.8 V Mode
3.0 V Mode
5.0 V Mode
VIL Input Voltage Low Level
1.8 V mode
3.0 V and 5.0 V modes
0.7xVCC
1.6
1.8
−0.30
−0.30
− CVCC + 0.3 V
− CVCC+ 0.3 V
− CVCC + 0.3 V
− 0.50 V
− 0.80 V
|IIL|
|IIH|
VOH
VOL
tRi / Fi
tRo / Fo
Low Level Input current VIL = 0 V
High Level Input current VIH = CVCC
Output VOH
@ IOH = no DC load
@ IOH = −40 mA for CVCC = 3.0 V and 5.0 V
@ IOH = −20 mA for CVCC = 1.8 V
@ IOH −15 mA
Output VOL
@ IOL = 1 mA, VIL = 0 V
@ IOL +15 mA
Input Rising/Falling times (Note 7)
− 600 mA
− 10 mA
0.9xCVCC
0.75xCVCC
0.75xCVCC
0
0
VCC − 0.4
CVCC + 0.1 V
− CVCC + 0.1 V
− CVCC + 0.1
− 0.4
V
− 0.30 ms
− VCC
ms
− 1.2
Output Rising/Falling times / Cout = 80 pF (Note 7)
Fbidi Maximum data rate through bidirectional I/O, AUX1 & AUX2 channels (Note 7)
RPU CAUX1, CAUX2, CI/O Pull− Up Resistor
tIO Propagation delay IOuc −> CI/O and CI/O −> IOuc (falling edge) (Note 7)
tpu Active pull−up pulse width buffers I/O, AUX1 and AUX2 (Note 7)
8
Cin Input Capacitance on data channels (Note 7)
PRES, PRES
VIH Card Presence Voltage High Level
VIL Card Presence Voltage Low Level
0.7 x VDD
−0.3
− 0.1
− 1 MHz
11 16 kW
− 200 ns
− 200 ns
− 10 pF
V
− VDD + 0.3
− 0.3 x VDD
www.onsemi.com
8


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
SMART CARD INTERFACE SECTION CI/O, CAUX1, CAUX2, CCLK, CRST, PRES, PRES (VDD = 3.3 V; VDDP = 5 V; Tamb = 25°C;
FCLKIN = 5 MHz)
Symbol
Rating
Min Typ Max Unit
PRES, PRES
Low level input leakage current, VIH = VDD
|IIH| PRES
PRES
High level input leakage current, VIL = 0 V
|IIL| PRES
PRES
mA
0.2 2.0
1.0
1.0
0.2 2.0
Tdebounce
ICI/O
ICCLK
ICRST
Tact
T5
Debounce time PRES and PRES (Note 7)
CI/O, CAUX1, CAUX2 current limitation, CVCC enabled
CCLK current limitation
CRST current limitation
Activation Time (Note 7)
RSTIN time control (Figure 5) (Note 7)
5 8 12 ms
− − 15 mA
− − 70 mA
− − 20 mA
30 − 100 ms
200 240 280
ms
Tdeact Deactivation Time (Note 7)
7. Guaranteed by design and characterization.
30 − 250 ms
POWER SUPPLY
The NCN8026A smart card interface has two power
supplies: VDD and VDDP.
VDD is common to the system controller and the interface.
The applied VDD range can go from 1.6 V up to 5.5 V. If VDD
goes below 1.45 V typical (UVLOVDD) a power−down
sequence is automatically performed. In that case the
interrupt (INT) pin is set Low.
A Low Drop−Out (LDO) and low noise regulator is used
to provide the 1.8 V, 3 V or 5 V power supply voltage
(CVCC) to the card. VDDP is the LDO’s input voltage.
CVCC is the LDO output. The typical distributed reservoir
output capacitor connected to CVCC is 100 nF + 220 nF. The
capacitor of 100 nF is connected as close as possible to the
CVCC’s pin and the 220 nF one as close as possible to the
card connector C1 pin. Both feature very low ESR values
(lower than 50 mW). The decoupling capacitors on VDD and
VDDP respectively 100 nF and 10 mF + 100 nF have also to
be connected close to the respective IC pins.
The CVCC pin can source up to 70 mA at 1.8 V, 3 V and
5 V continuously over the VDDP range (see corresponding
specification table), the absolute maximum current being
internally limited below 150 mA (Typical at 120 mA).
The card VCC voltage (CVCC) can be programmed with
the pins VSEL0 and VSEL1 and according to the below table:
Table 1. CVCC PROGRAMMING
VSEL0
VSEL1
CVCC
00
3.0 V
01
5.0 V
10
3.0 V
11
1.8 V
VSEL0 can be used to select the CVCC programming
mode which can be 5V/3V (VSEL0 connected to Ground)
or 1.8V/3V (VSEL0 connected to VDD). VSEL0 and
VSEL1 are usually programmed before activating the smart
card interface that is when CMDVCC is High.
There’s no specific sequence for applying VDD or VDDP.
They can be applied to the interface in any sequence. After
powering the device INT pin remains Low until a card is
inserted.
SUPPLY VOLTAGE MONITORING
The supply voltage monitoring block includes the
Power−On Reset (POR) circuitry and the under−voltage
lockout (UVLO) detection (VDD voltage dropout
detection). PORADJ pin allows the user, according to the
considered application, to adjust the VDD UVLO threshold.
If not used PORADJ pin is connected to Ground
(recommended even if it may be left unconnected).
The input supply voltage is continuously monitored to
prevent under voltage operation. At power up, the system
initializes the internal logic during POR timing and no further
signal can be provided or supported during this period.
The system is ready to operate when the input voltage has
reached the minimum VDD. Considering this, the
NCN8026A will detect an Under−Voltage situation when
the input supply voltage will drop below 1.45 V typical.
When VDD goes down below the UVLO falling threshold a
deactivation sequence is performed.
The device is inactive during power−on and power−off of
the VDD supply (8 ms reset pulse).
PORADJ pin is used to modify the UVLO threshold
according to the below relationship considering an external
resistor divider R1 / R2 (see block diagram Figure 1):
UVLO
+
R1 ) R2
R2
VPOR
(eq. 1)
If PORADJ is connected to Ground the VDD UVLO
threshold (VDD falling) is typically 1.45 V. In some cases it
can be interesting to adjust this threshold at a higher value
and by the way increase the VDD supply dropout detection
www.onsemi.com
9


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
level which enables a deactivation sequence if the VDD
voltage is too low.
For example, there are microcontrollers for which the
minimum supply voltage insuring a correct operating is
higher than 1.45 V; increasing UVLOVDD (VDD falling) is
consequently necessary. Considering for instance a resistor
bridge with R1 = 56 kW, R2 = 42 kW and VPOR− = 1.22 V
typical the VDD dropout detection level can be increased up
to:
UVLO
+
56k ) 42k
42k
VPOR−
+
2.85
V
(eq. 2)
CLOCK DIVIDER:
The input clock can be divided by 1/1, 1/2, 1/4, or 1/8,
depending upon the specific application, prior to be applied
to the smart card driver. These division ratios are
programmed using pins CLKDIV1 and CLKDIV2 (see
Table 2). The input clock is provided externally to pin
CLKIN.
Table 2. CLOCK FREQUENCY PROGRAMMING
CLKDIV1
0
CLKDIV2
0
FCCLK
CLKIN / 8
01
CKLKIN / 4
10
CLKIN
11
CLKIN / 2
The clock input stage (CLKIN) can handle a 27 MHz
maximum frequency signal. Of course, the ratio must be
defined by the user to cope with Smart Card considered in
a given application
In order to avoid any duty cycle out of the 45% / 55%
range specification, the divider is synchronized by the last
flip flop, thus yielding a constant 50% duty cycle, whatever
be the divider ratio 1/2, 1/4 or 1/8. On the other hand, the
output signal Duty Cycle cannot be guaranteed 50% if the
division ratio is 1 and if the input Duty Cycle signal is not
within the 46% − 56% range at the CLKIN input.
When the signal applied to CLKIN is coming from the
external controller, the clock will be applied to the card
under the control of the microcontroller or similar device
after the activation sequence has been completed.
DATA I/O, AUX1 and AUX2 LEVEL SHIFTERS
The three bidirectional level shifters I/O, AUX1 and
AUX2 adapt the voltage difference that might exist between
the micro−controller and the smart card. These three
channels are identical. The first side of the bidirectional
level shifter dropping Low (falling edge) becomes the driver
side until the level shifter enters again in the idle state pulling
High CI/O and I/Ouc.
Passive 11 kW pull−up resistors have been internally
integrated on each terminal of the bidirectional channel. In
addition with these pull−up resistors, an active pull−up
circuit provides a fast charge of the stray capacitance.
While CVCC is enabled, the current to and from the card
I/O lines is limited internally to 15 mA and the maximum
guaranteed frequency on these lines is 1 MHz. If required,
an external series resistor up to 350 W can be added to limit
the CI/O pin current when CVCC is off, as shown by resistor
R3 in the application block diagram in Figure 1.
POWER−UP AND STANDBY MODE
After a Power−on reset, the circuit enters the standby mode.
A minimum number of circuits are active while waiting for
the microcontroller to start a session:
− All card contacts are inactive
− Pins I/Ouc, AUX1uc and AUX2uc are pulled−up to
VDD with an active pull−up circuit
− Card pins are inactive and pulled Low
− Supply Voltage monitoring is active
INITIALIZATION SEQUENCE
If the CVCC output is not enabled following the
NCN8026A power up, a CVCC initialization is
recommended. For this initialization process, the PRES or
PRES pin can be activated by a card or the microcontroller.
Toggle CMDVCC from high to low to then enable CVCC.
After 10 ms, the CMDVCC pin can be set to high to return
to the standby mode. If using a microcontroller to activate
PRES or PRES pin, the microcontroller output can be set to
high impedance. This initialization process is only needed
upon NCN8026A power up.
SMART CARD POWER−UP
In the standby mode the microcontroller can check the
presence of a card using the signals INT and CMDVCC as
shown in Table 3:
Table 3. CARD PRESENCE STATE
INT
HIGH
CMDVCC
HIGH
State
Card present
LOW
HIGH
Card not present
If a card is detected present (PRES or PRES active) the
controller can start a card session by pulling CMDVCC
Low. Card activation is run (t0, Figure 5). This Power−Up
Sequence makes sure all the card related signals are LOW
during the CVCC positive going slope. These lines are
validated when CVCC is stable and above the minimum
voltage specified. When the CVCC voltage reaches the
programmed value (1.8 V, 3.0 V or 5.0 V), the circuit
activates the card signals according to the following
sequence (Figure 5):
− CVCC is powered−up at its nominal value (t1)
− I/O, AUX1 and AUX2 lines are activated (t2 ~ 10 ms)
− Then Clock is activated and the clock signal is applied
to the card (typically 2 ms after I/Os lines) (t3)
− Finally the Reset level shifter is enabled (typically 2 ms
after clock channel) (t4)
www.onsemi.com
10


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
The clock can also be applied to the card using a RSTIN
mode allowing controlling the clock starting by setting
RSTIN Low (Figure 4). Before running the activation
sequence, that is before setting Low CMDVCC RSTIN is set
High. The following sequence is applied:
− The Smart Card Interface is enable by setting
CMDVCC LOW (RSTIN is High).
− Between t2 (Figure 4) and t5 = 240 ms, RSTIN is reset
to LOW and CCLK will start precisely at this moment
allowing a precise count of clock cycles before toggling
CRST Low to High for ATR (Answer To Reset)
request.
− CRST remains LOW until 240 ms; after t5 = 240 ms
CRST is enabled and is the copy of RSTIN which has
no more control on the clock.
CMDVCC
If controlling the clock with RSTIN is not necessary
(Normal Mode), then CMDVCC can be set LOW with
RSTIN LOW. In that case, CLK will start minimum 2 ms
after the transition on I/O (Figure 5), and to obtain an ATR,
CRST can be set High by RSTIN also about 2 ms after the
clock channel activation (Tact).
The internal activation sequence activates the different
channels according to a specific hardware built−in
sequencing internally defined but at the end the actual
activation sequencing is the responsibility of the application
software and can be redefined by the micro−controller to
comply with the different standards and the different ways
the standards manage this activation (for example light
differences exist between the EMV and the ISO7816
standards).
CVCC
CIO
CCLK
ATR
RSTIN
CRST
t0 t1 t2 t4
t5
~240 ms
Figure 4. Activation Sequence − RSTIN Mode (RSTIN Starting High)
CMDVCC
CVCC
CIO
CCLK
RSTIN
CRST
ATR
t0 t1 t2 t3
t4
Tact
Figure 5. Activation Sequence − Normal Mode
www.onsemi.com
11


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
SMART CARD POWER−DOWN
When the communication session is completed the
NCN8026A runs a deactivation sequence by setting High
CMDVCC. The below power down sequence is executed:
− CRST is forced to Low
− CCLK is set Low 12 ms after CRST.
− CI/O, CAUX1 and CAUX2 are pulled Low
− Finally CVCC supply can be shut−off.
CMDVCC
CRST
CCLK
CIO
CVCC
Tdeact
Figure 6. Deactivation Sequence
FAULT DETECTION
In order to protect both the interface and the external smart
card, the NCN8026A provides security features to prevent
failures or damages as depicted here after.
− Card extraction detection
− VDD under voltage detection
− Short−circuit or overload on CVCC
− DC/DC operation: the internal circuit continuously
senses the CVCC voltage (in the case of either over or
under voltage situation).
− DC/DC operation: under−voltage detection on VDDP
− Overheating
− Card pin current limitation: in the case of a short circuit
to ground. No feedback is provided to the external
MPU.
PRES
/INT
CMDVCC
CVCC
debounce
debounce
Powerdown resulting
of card extraction
Figure 7. Fault Detection and Interrupt Management
Powerdown caused
by short−circuit
Interrupt Pin Management:
A card session is opened by toggling CMDVCC High to
Low.
Before a card session, CMDVCC is supposed to be in a
High position. INT is Low if no card is present in the card
connector (Normally open or normally closed type). INT is
High if a card is present. If a card is inserted (INT = High)
and if VDD drops below the UVLO threshold then INT pin
drops Low immediately. It switches High when VDD
increases again over the UVLO limit (including hysteresis),
a card being still present.
During a card session, CMDVCC is Low and INT pin
goes Low when a fault is detected. In that case a deactivation
is immediately and automatically performed (see Figure 6).
When the microcontroller resets CMDVCC to High it can
sense the INT level again after having got completed the
deactivation.
As illustrated by Figure 7 the device has a debounce timer
of 8 ms typical duration. When a card is inserted, output INT
goes High only at the end of the debounce time. When the
card is removed a deactivation sequence is automatically
and immediately performed and INT goes Low.
www.onsemi.com
12


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
MULTIPLE CARD OPERATION
The chip select (CS) feature of the NCN8026A allows the
microcontroller to communicate with multiple smart cards,
reducing the number of pins used on the microcontroller. For
this feature to work, all cards in the system must be present
and active at all times (CVCC enabled). When CVCC is
deactivated, low impedance active pull−up circuits are
enabled on I/Ouc, AUX1uc, and AUX2uc. If any of these
pins are shared in a multiple card system, the active pull up
circuit can prevent the pin from reaching low logic voltage
levels.
Enable CVCC on all cards by toggling CMDVCC from
high to low on all devices. The CS pin is used to enable and
disable communication with the smart card without
disabling CVCC. When the CS pin is logic high, CMDVCC,
VSEL0, VSEL1, CLKDIV1, CLKDIV2, and RSTIN
become latched internally in the NCN8026A device. Use the
CS pin to control communication between specific smart
cards.
If I/Ouc and AUXuc pins of multiple NCN8026A devices
are connected commonly to the microcontroller, each
NCN8026A’s CMDVCC should be set low to avoid bus
collision on I/Ouc, AUX1uc, and AUX2uc. If disabling
CVCC on any cards not in use, add a disconnecting function
such as an analog switch on the I/Ouc, AUX1uc, and
AUX2uc pins on that device.
WHEN CARD IS NOT IN USE
When the NCN8026A is powered on, CVCC is off. Upon
power on, I/Ouc, AUX1uc, and AUX2uc pins are driven
high with a low impedance active pull−up circuit sourcing
about 25 mA. The microcontroller’s I/O pins should be set
to a high impedance or input state during this time.
When CMDVCC is switched from high to low, CVCC
turns on. I/Ouc, AUX1uc, and AUX2uc are not driven by the
active pull−up circuit when CVCC is enabled and the
high−impedance pull−up resistor dominates.
When CMDVCC is switched from low to high, CVCC
turns off. The I/Ouc, AUX1uc, and AUX2uc pins are driven
high again with a low impedance active pull−up circuit
sourcing about 25 mA. The microcontroller’s I/O pins
should be set to a high impedance or input state during this
time.
ESD PROTECTION
The NCN8026A includes devices to protect the pins
against the ESD spike voltages. To cope with the different
ESD voltages developed across these pins, the built in
structures have been designed to handle either 2 kV, when
related to the micro controller side, or 8 kV when connected
with the external contacts (HBM model). Practically, the
CRST, CCLK, CI/O, CAUX1, CAUX2, PRES and PRES
pins can sustain 8 kV. The CVCC pin has the same ESD
protection and can source up to 70 mA continuously, the
absolute maximum current being internally limited with a
max at 150 mA. The CVCC current limit depends on VDDP
and CVCC.
www.onsemi.com
13


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
APPLICATION SCHEMATIC
VDD
+ 3.3V
100 nF
XTAL1 XTAL2
VDDP
+5 V
100 nF
+ 10 μF
VDD
+ 3.3V 100kΩ
VSEL0
1
CS 2
VDDP
3
PRES 4
PRES 5
CI/O 6
R3
24 23 22 21 20 19
Exposed Pad
25
GND
18 CLKIN
17 INT
16 GND
VDD
15
14 RSTIN
CMDVCC
13
100 nF
7 8 9 10 11 12
Optional R1/R2 resistor
divider – if not used it is
recommended to connect
PORADJ to Ground
R1
R2
100 nF
3.3 V Microcontroller
220 nF
15
2
3
4
Vcc
RST
CLK
C4
GND
Vpp
I/O
C8
6
7
8
DET
Normally Open
SMART CARD
Figure 8. Application Schematic
ORDERING INFORMATION
Device
Package
Shipping
NCN8026AMNTXG
QFN24
(Pb−Free)
3000 / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
www.onsemi.com
14


NCN8026A (ON Semiconductor)
Compact Low Power Smart Card Interface IC

No Preview Available !

Click to Download PDF File for PC

NCN8026A
PACKAGE DIMENSIONS
QFN24, 4x4, 0.5P
CASE 485L
ISSUE B
PIN 1
REFEENCE
2X
0.15 C
D
ÉÉÉÉÉÉ
A
B
E
2X 0.15 C TOP VIEW
0.10 C
DETAIL B
0.08 C
NOTE 4
A3
SIDE VIEW A1
LL
L1
DETAIL A
ALTERNATE
CONSTRUCTIONS
ÉÉÇÉÉÇÉÉÇ ÉÉÇÉÉÇÉÉÇEXPOSEDCu
MOLD CMPD
A3
A1
A
C
SEATING
PLANE
DETAIL B
ALTERNATE TERMINAL
CONSTRUCTIONS
D2
DETAIL A
7
24X L
13
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME
Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL
AND IS MEASURED BETWEEN 0.25 AND 0.30 MM
FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD
AS WELL AS THE TERMINALS.
MILLIMETERS
DIM MIN MAX
A 0.80 1.00
A1 0.00 0.05
A3 0.20 REF
b 0.20 0.30
D 4.00 BSC
D2 2.70 2.90
E 4.00 BSC
E2 2.70 2.90
e 0.50 BSC
L 0.30 0.50
L1 0.05 0.15
RECOMMENDED
SOLDERING FOOTPRINT
4.30
2.90
24X
0.55
E2
1
1
24
e
e/2
19
BOTTOM VIEW
24X b
0.10
0.05
CAB
C NOTE 3
2.90 4.30
0.50
PITCH
24X
0.32
DIMENSIONS: MILLIMETERS
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent
coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein.
ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards,
regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON Semiconductor data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer
application by customer’s technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not
designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification
in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized
application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such
claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This
literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
www.onsemi.com
15
NCN8026A/D




NCN8026A.pdf
Click to Download PDF File