



STK1365

USB 2.0 DSC/DV Camera controller

STK1365

Product Data Sheet

Version 1.0

November 27, 2009

Taipei Office

10F, No. 1, Alley 30, Lane 358, Rueiguang Road, Neihu District, Taipei, Taiwan R.O.C.
台北市內湖區瑞光路 358 巷 30 弄 1 號 10 樓

TEL: 886-2-26590055

FAX: 886-2-26590077

Hsinchu Office

3F, No. 24-2, Industry E. Road IV, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C.
新竹市科學工業園區工業東四路 24-2 號 3 樓

TEL: 886-3-5773181

FAX: 886-3-5778010

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

**Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties**



STK1365

Revision History

Rev.	Date	Author	Description
1.0	2009.11.27	Martinkao	First draft

For MDO use only

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

Table of Contents

1. Product Overview	4
2. Product Features	4
3. Block Diagrams	8
System Block Diagram.....	8
Internal Block Diagram	9
4. Pin Assignment.....	10
5. Pin List	11
6. DC Characteristic:	16
Absolute Maximum Rating	16
Electrical Characteristics (Vdd=3.3v, TA=0 to 70°C).....	16
USB VP/VM Pins Electrical Characteristics (Vdd=3.3v, TA=0 to 70°C).....	17
7. Package Drawing:.....	18

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

STK1365 Digital Camera Controller

1. Product Overview

The Syntek STK1365 is a high performance, high integration single chip digital-still-video and live-video camera controller. The STK1365 can act as a high performance tethered camera, a high quality digital still camera or a high bandwidth digital video recorder all in one set of hardware and software. The high-speed architecture, high quality image processor and motion JPEG compression/decompression engine create the best bandwidth utilization path for video camera systems. The STK1365 is capable of outputting excellent quality 30 frame-per-second VGA images, from CCD or CMOS sensors through its USB1.1 interface. The STK1365 is also capable of storing JPEG compressed pictures on most popular non-volatile/volatile memory or mini-storage cards. Other auxiliary features such as TFT LCD interface, TV display, audio annotation, recording and playback, programmable user interface logic and power management are all integrated into a single chip. The Direct-Memory-Access logic that moves data between the storage device and memory buffer enables the STK1365 to perform as a digital video recording device. Also integrated on chip is a high speed, 4-cycle per instruction micro-controller to perform configuration, flow control and statistical data analysis to control the auto white balance and auto exposure features.

The flexible architecture of the STK1365 enables it to support various applications such as digital still camera, video mail camera, video-conferencing camera, surveillance camera, Web camera, wireless camera, toy camera, toy camcorder and digital video recorder.

2. Product Features

Dual Mode, High Quality Digital Still Camera plus PC Camera functions

- Support up to 12MPixel image sensors at capture mode
- Support 1280x1024 (SXGA) CMOS/CCD sensors up to 5~10 fps at display or capture mode
- Support 1024x768 (XGA) CMOS/CCD sensors up to 10~15 fps at display or capture mode
- Support 800x600 (SVGA) CMOS/CCD sensors up to 24 fps at display or capture mode
- Support 640x480 (VGA) CMOS/CCD sensors up to 30 fps at display or capture mode
- Also support CIF/QVGA, QCIF resolution CMOS/CCD sensors at 30 fps
- Support D1 MJPEG AVI up to 30 fps
- Support 720p MJPEG AVI up to 15 fps

JPEG Compression/Decompression Engine

- Support for sequential DCT/IDCT based encoding and decoding
- Nonlinear color correction matrix
- Smooth gamma curve
- Programmable color space conversion
- Adjustable luminance curve for brightness and contrast

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION
Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties

- Support for YCrCb 4:1:1 and 4:2:2 sampling in three component images
- Loadable quantization table to enhance picture quality and compression ratio
- Highly pipelined architecture to compress/decompress high resolution image data
- Integrated downscaler for decompressed images

Image Enhancement Engine

- Programmable filter to perform edge enhancement, brightness, contrast, hue and saturation adjustment
- Proprietary color interpolation filter to create missing color components
- Color Space Conversion between YCbCr and RGB color formats
- Programmable Gamma correction table
- Support for auto white balancing and auto exposure
- Support for sensor color correction
- Advanced edge enhancement and color noise removal processing
- Luminance noise removal
- Precise digital zooming (12bit)
- Overlay support (scaler, masked blit operation support with 2-bit alpha blending, UV keying special effect)
- AF support (8x8 windows)
- Lens roll-off and advanced optical black compensation.
- Secondary output mode (for improved shot to shot timing)

Sensor Interface

- Seamless interface with most CMOS Image Sensor chips
- Seamless interface with most CCD Image Sensor chips
- Supports SXGA, XGA, SVGA, VGA, CIF/QVGA and QCIF resolution sensor
- Supports both 10bit and 8bit data width

Graphic Accelerator Engine

- Bitmap copy including 1, 4, and 8 bit mode
- Support compressed bitmap
- Arithmetic operations including logic operation and color keying.

Video Input/Output Interface

- Supports NTSC/PAL composite TV encoder output
- Support digital video output stream.
- Support CCIR 656 video format output.

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

**Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties**

Audio Processor

- Internal A/D and D/A audio codec for audio recording, and play back
- Support IMA 4/3/2-bit ADPCM audio compression

Embedded Micro controller

- Turbo8032 compatible micro-controller
- Fast fully associative code cache
- Arithmetic engine for 32-bit operations

Memory Sub-System

- SDRAM – up to 64MB, x16 external bus
- DMA memory data movement
- Supports up to 4 SDRAM banks to reduce page break latency
- Secure Digital (SD) interface
- Multimedia Memory Card (MMC) 4.0 interface
- Serial Flash (SPI interface)

Host Interface

- Fully compatible with full speed USB 1.1 Spec
- Supports USB Control, Interrupt, Bulk and Isochronous pipes:
2x Bulk IN, 2x Bulk Out, 1x ISO, 2x Interrupt endpoints
- Automatic adjustable alternate setting to fit bandwidth budget
- 22-bit power-on strapping register for USB vendor/product ID and enumeration
- High speed UART (16550 compatible)
- Serial synchronous interface
- Support general 8-bit host interface for external controllers.

LCD Interface

- 6 or 8-bit per component TFT support
- 256 colors overlay with 4-bit alpha blending channel
- Supports AU TFT LCD with digital interface
- Supports Toppoly TFT LCD with digital interface
- Supports CASIO TFT LCD with digital interface
- Supports CSTN panel models from Truly, Power chip, Tianma, Wintek and others using Sitronix ST7628, Sitronix ST7636R and Ultrachip UC1681S controllers.
- Supports OLED panels from Lightronik and other using Solomon SSD1332 controller.

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

**Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties**

General Purpose Input/Output Interface

- 22 general purpose input/output ports for user interface and inter-component communication
- One 8bit ADC input
- One 8bit DAC output
- Interface with status LCD panel controller
- Supports Iris control
- Supports IGBT flash bulb control
- Keyboard controller – two wire remote keyboard support

Miscellaneous Circuit

- Automatic TV detection comparator
- Battery-low voltage detector (8 levels)
- Real-Time Clock
- System bootable from SPI and USB.

Power management

- 1.8V Core Supply Voltage
- 3.3V Input/Output tolerance
- Active power management (sequentially powers on required module)
- Dynamic power management, independent module frequency setting
- Low power consumption

Software and Development System

- Supports MS-Windows driver for Win98, Win2000, WinME, WinXP
- TWAIN driver
- WIA driver
- Turbo-8032 firmware
- Reference development AP
- Reference development hardware platform

Package


- 128-pin LQFP

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

3. Block Diagrams


System Block Diagram



太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

Internal Block Diagram



太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

4. Pin Assignment

128-pin LQFP

1 SDDATA[2]	MDQM1/MBE_0	128
2 SDDATA[3]	GPIO4[0]	127
3 MDQMH/MBE_1	GPIO4[1]	126
4 VDD_IO	VSS_CORE	125
5 MA[7]	MCKE	124
6 MA[8]	MCLK	123
7 MA[9]	MCAS_B	122
8 MA[10]	VDD_IO	121
9 MA[11]	MWE_B	120
10 VSS_IO	MRAS_B	119
11 MBA[0]	VDD_CORE	118
12 MBA[1]	MA[6]	117
13 VSS_CORE	MA[5]	116
14 MD[8]	MA[4]	115
15 MD[9]	MA[3]	114
16 MD[10]	VSS_CORE	113
17 VDD_IO	MA[2]	112
18 MD[11]	MA[1]	111
19 MD[12]	MA[0]	110
20 MD[13]	MD[7]	109
21 MD[14]	MD[6]	108
22 MD[15]	VDD_IO	107
23 USB_AVSS	MD[5]	106
24 DPLUS	MD[4]	105
25DMINUS	MD[3]	104
26 USB_AVDD	MD[2]	103
27 LCD_DATA[7]	MD[1]	102
28 LCD_DATA[6]	VSS_CORE	101
29 LCD_DATA[5]	MD[0]	100
30 LCD_DATA[4]	FCFCFS1_B	99
31 LCD_DATA[3]	FCFCFS2_B	98
32 LCD_DATA [2]	GPIO4[5]	97
STK1365		
33 LCD_VSYNC	GPIO4[6]	96
34 TV_ASSIO	GPIO4[7]	95
35 TV_AVDDIO	GPIO2[7]	94
36 VIDEO_OUT	GPIO2[6]	93
37 VREST	GPIO2[5]	92
38 VCOMM	GPIO2[4]	91
39 TV_AVSS	GPIO2[3]	90
40 LCD_DATA_EN	GPIO2[2]	89
41 LCD_HSYNC	GPIO2[1]	88
42 LCD_CLK	PLL_AVSS	87
43 BAT_LOW	PLL_AVDD	86
44 GPIO[7]	XOUT	85
45 GPIO[5]	XIN	84
46 GPIO[4]	CD[9]	83
47 GPIO[3]	CD[8]	82
48 GPIO[2]	CD[7]	81
49 VDD_CORE	CD[6]	80
50 GPIO[1]	Audio VDD	79
51 GPIO[0]	CD[5]	78
52 VSS_IO	CD[4]	77
53 GPIO[7]	CD[3]	76
54 RSTB	CD[2]	75
55 VDD_IO	CHREF	74
56 GPIO[3]	CVREF	73
57 GPIO[2]	VSS_IO	72
58 GPIO[1]	CCLK	71
59 GPIO[1]	CD[1]	70
60 GPIO[2]	VDD_CORE	69
61 GPIO[6]	AUDIO_OUT	68
62 GPIO[7]	AUDIO_IN	67
63 RTC_VDD	RTC_VSS	66
64 OSCL_RTC	OSCO_RTC	65

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

5. Pin List

Pin	Pand Name	PU/PD	I/O	Commennt
1	SDDATA<2>	PU	O	Also serves as WEb for CFC/SMC/NOR
2	SDDATA<3>	PU	O	Also serves as OEb/REb for CFC/SMC/NOR
3	MDQMH/MBE_1		O	RA13 for NOR flash.
4	VDD_IO		Power	3.3V
5	MA<7>		O	
6	MA<8>		O	
7	MA<9>		O	
8	MA<10>		O	
9	MA<11>		O	
10	VSS_IO		Power	Ground
11	MBA<0>		O	
12	MBA<1>		O	
13	VSS_CORE		Power	Ground
14	MD<8>	PU	I/O	PS<8> - USB PID 0
15	MD<9>	PU	I/O	PS<9> - USB PID 1
16	MD<10>	PU	I/O	PS<10> - USB PID 2
17	VDD_IO		Power	3.3V
18	MD<11>	PU	I/O	PS<11> - USB PID 3
19	MD<12>	PU	I/O	PS<12> - USB PID 4
20	MD<13>	PU	I/O	PS<13> - USB PID 5
21	MD<14>	PU	I/O	PS<14> - USB Self Power
22	MD<15>	PU	I/O	PS<15> - USB High Power
23	USB_AVSS		Power	Ground
24	DPLUS		I/O	
25	DMINUS		I/O	
26	USB_AVDD		Power	3.3V
27	LCD_DATA<7>		O	
28	LCD_DATA<6>		O	
29	LCD_DATA<5>		O	

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

30	LCD_DATA<4>		O	
31	LCD_DATA<3>		O	
32	LCD_DATA<2>		O	
33	LCD_VSYNC		O	
34	TV_ASSIO		Power	
35	TV_AVDDIO		Power	3.3V
36	VIDEO_OUT		Ana O	Composite video output.
37	VREST		Ana I	
38	VCOMM		Ana O	
39	TV_AVSS		Power	
40	LCD_DATA_EN		O	
41	LCD_HSYNC		O	
42	LCD_CLK		O	
43	BATT_LOW		Ana I	
44	GPIO1<7>		I/O	
45	GPIO1<5>		I/O	
46	GPIO1<4>		I/O	
47	GPIO1<3>	PU	I/O	
48	GPIO1<2>		I/O	
49	VDD_CORE		Power	1.8V
50	GPIO1<1>	PU	I/O	Also serves as output port for low frequency clock output.
51	GPIO1<0>	PU	I/O	Also serves as output port for VCLK for driving sensors.
52	VSS_IO		Power	Ground
53	GPIO0<7>		I/O	Also serves as the input for 8051 int1_n.
54	RSTB		I	Hardware reset.
55	VDD_IO		Power	3.3V
56	GPIO0<3>	PU	I/O	Also serves as the input for 8051 T1.
57	GPIO0<2>	PU	I/O	Also serves as the input for 8051 T0.
58	GPIO0<1>	PU	I/O	Also serves as internal timer2 output.
59	GPIO3<1>	PU	I/O	
60	GPIO3<2>	PU	I/O	

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

61	GPIO3<6>		I/O	High speed UART2 RX
62	GPIO3<7>		I/O	High speed UART2 TX
63	RTC VDD		Power	Real time clock power. Separate from the chip power. 1.8V
64	OSCI_RTC		Osc	RTC OSC 32768Hz.
65	OSCO_RTC		Osc	RTC OSC 32768Hz.
66	RTC VSS		Power	Real time clock ground. Separate from the chip power. Ground
67	AUDIO_IN		Ana I	Audio Input
68	AUDIO_OUT		Ana O	Audio Ioutput
69	VDD_CORE		Power	1.8V
70	CD<1>		I	
71	CCLK		I	
72	VSS_IO		Power	Ground
73	CVREF		I/O	Also serves as the output port for generated VSYNC.
74	CHREF		I/O	Also serves as the output port for generated HSYNC.
75	CD<2>		I	
76	CD<3>		I	
77	CD<4>		I	
78	CD<5>		I	
79	Audio VDD		Power	3.3V
80	CD<6>		I	
81	CD<7>		I	
82	CD<8>		I	
83	CD<9>		I	
84	XIN		Osc	PLL OSC
85	XOUT		Osc	PLL OSC
86	PLL_AVDD		Power	1.8V
87	PLL_AVSS		Power	Ground
88	GPIO2<1>	PU	I/O	
89	GPIO2<2>	PU	I/O	
90	GPIO2<3>	PU	I/O	

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

**Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties**

91	GPIO2<4>		I/O	8051 UART0 RX in
92	GPIO2<5>		I/O	8051 UART0 TX out
93	GPIO2<6>		I/O	
94	GPIO2<7>		I/O	
95	GPIO4<7>		I/O	
96	GPIO4<6>		I/O	8051 UART1 RX in
97	GPIO4<5>		I/O	8051 UART1 TX out
98	CFCS2_B	PU	O	Also serves as SMCCS2_B and SDCMD.
99	CFCS1_B	PU	O	Also serves as SDCLK.
100	MD<0>	PU	I/O	PS<0> - Test Mode 0
101	VSS_CORE		Power	Ground
102	MD<1>	PU	I/O	PS<1> - Test Mode 1
103	MD<2>	PU	I/O	PS<2> - Test Mode 2
104	MD<3>	PU	I/O	PS<3> - Clock Source
105	MD<4>	PU	I/O	PS<4> - External ROM
106	MD<5>	PU	I/O	PS<5> - CPU Boot
107	VDD_IO		Power	3.3V
108	MD<6>	PU	I/O	PS<6> - USB Clock Div. 0
109	MD<7>	PU	I/O	PS<7> - USB Clock Div. 1
110	MA<0>		O	
111	MA<1>		O	
112	MA<2>		O	
113	VSS_CORE		Power	Ground
114	MA<3>		O	
115	MA<4>		O	
116	MA<5>		O	
117	MA<6>		O	
118	VDD_CORE		Power	1.8V
119	MRAS_B		O	
120	MWE_B		O	
121	VDD_IO		Power	3.3V

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

122	MCAS_B		O	
123	MCLK		O	
124	MCKE	PD	O	
125	VSS_CORE		Power	Ground
126	GPIO4<1>	PU	I/O	Timer1 clock input
127	GPIO4<0>	PU	I/O	8051 UART0 RX out (sync mode data out)
128	MDQML/MBE_0		O	

For MDO use only

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

6. DC Characteristic:

Absolute Maximum Rating

Rating	Symbol	Value	Unit
DC supply voltage (IO)	Vdd	-0.3 to +4.0	V
Voltage, any pin to ground	V	-0.3 to VDD+0.3	V
DC current drain per pin (excluding VDD , VSS)	I	±10	mA
Operating temperature range	T _A	0 to +70	°C
Storage temperature range	T _{Stg}	-65 to +150	°C

Electrical Characteristics (Vdd=3.3v, T_A=0 to 70°C)

Characteristic	Symbol	Min	Typ	Max	Unit
DC supply voltage IO (Vdd to GND)	Vdd	3.00	3.3	3.6	V
DC supply current (@Vdd=3.3v)	Idd		TBD		mA
DC supply voltage core (Vdd to GND)	Vdd_core	1.62	1.8	1.98	V
DC supply current core (@Vdd_core=1.8v)	Idd_core		TBD		mA
Suspend mode current (@Vdd=3.3v)	I _{Suspend}		TBD		μA
High level input voltage	V _{IH}	2.0		Vdd+0.3v	V
Low level input voltage	V _{IL}	-0.3		0.8	V
Input current (V _i =Vdd +0.3v or GND)	I _{IN}	-10	1	10	μA
Input capacitance	C _{IN}			10	pF
3-state output leakage current (V _O =Vdd +0.3v or GND)	I _{OZ}	-10	1	10	μA
Output capacitance	C _{OUT}			10	PF
High level output voltage (@Iout=-2ma)	V _{OH}	2.4		Vdd	V
Low level output voltage (@Iout=2ma)	V _{OL}	0		0.4	V
Crystal frequency (at XIN and XOUT pins)	F _{XLT}	5.88	12	24.012	MHz
Crystal frequency (at XIN and XOUT pins)	F _{XLT}	5.88	12	24.012	MHz

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

USB VP/VM Pins Electrical Characteristics (Vdd=3.3v, TA=0 to 70°C)


Characteristic	Symbol	Min	Typ	Max	Unit
Differential input sensitivity	V _{DI}	0.2			V
Differential common mode range	V _{CM}	0.8		2.5	V
Output signal crossover voltage	V _{CRS}	1.3		2.0	V
Single ended receiver threshold	V _{SE}	2.0		2.0	V
Static output low (@1.5kΩ pull up to 3.6v)	V _{OL}	0.0		0.3	V
Static output high (@15kΩ pull down to GND)	V _{OH}	2.8		3.6	V
Rise time	T _{FR}	4		20	ns
Fall time	T _{FF}	4		20	ns
Output resistance	Z _{DRV}	28		43	Ω
External D+, D- serial resistor	Rs		24		Ω

太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document
will be subject to the applicable civil and/or criminal penalties

7. Package Drawing:

128-pin LQFP



太欣半導體公司智慧財產權 SYNTEK'S PROPRIETARY INFORMATION						
Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties						