


TAG SEMICONDUCTORS LTD


**X0403BF –  
X0403NF SCR'S**
**4.0 A 200-800 V 20-200 µA**

The X0403 series silicon controlled rectifiers are high performance PNPN devices diffused with TAG's proprietary Top Glass™ Process. These parts are intended for general purpose applications where gate sensitivity is required.

**Absolute Maximum Ratings** TA = 25°C unless otherwise noted

Parameter	Part Nr.	Symbol	Min.	Max.	Unit	Test Conditions
Repetitive Peak Off State Voltage	X0403BF		200		V	
	X0403DF	[V <sub>DRM</sub> ]	400		V	T <sub>j</sub> = -40°C to 125°C
	X0403MF	[V <sub>RRM</sub> ]	600		V	R <sub>GK</sub> = 1 kΩ
	X0403NF		800		V	
On-State Current		I <sub>T(RMS)</sub>	4.0		A	All Conduction Angles T <sub>C</sub> = 85°C
On-State Current		I <sub>T(RMS)</sub>	1.4		A	All Conduction Angles T <sub>a</sub> = 25°C
Average On-State Current		I <sub>T(AV)</sub>	0.9		A	Half Cycle, Θ = 180°, T <sub>a</sub> = 25°C
Nonrept. On-State Current		I <sub>TSM</sub>	27.5		A	Half Cycle, 60 Hz
Nonrept. On-State Current		I <sub>TSM</sub>	25		A	Half Cycle, 50 Hz
Fusing Current		I <sub>t</sub>	3.1		A <sup>2</sup> s	t = 10 ms, Half Cycle
Peak Reverse Gate Voltage		V <sub>GRM</sub>	8		V	I <sub>GR</sub> = 10 µA
Peak Gate Current		I <sub>GM</sub>	1.2		A	10 µs max.
Peak Gate Dissipation		P <sub>GM</sub>	3		W	10 µs max.
Gate Dissipation		P <sub>G(AV)</sub>	0.2		W	20 ms max.
Operating Temperature		T <sub>j</sub>	-40	125	°C	
Storage Temperature		T <sub>stg</sub>	-40	150	°C	
Soldering Temperature		T <sub>sld</sub>		250	°C	1.6 mm from case, 10 s max.

**X04**
**Electrical Characteristics** TA = 25°C unless otherwise noted

Parameter	Symbol	Min.	Max.	Unit	Test Conditions
Off-State Leakage Current	I <sub>DRM</sub> /I <sub>RRM</sub>	0.2		mA	@V <sub>DRM</sub> + V <sub>RRM</sub> , R <sub>GK</sub> = 1 kΩ, T <sub>j</sub> = 125°C
Off-State Leakage Current	I <sub>DRM</sub> /I <sub>RRM</sub>	5		µA	@V <sub>DRM</sub> + V <sub>RRM</sub> , R <sub>GK</sub> = 1 kΩ, T <sub>j</sub> = 25°C
On-State Voltage	V <sub>T</sub>	1.45		V	at I <sub>T</sub> = 2.8 A, T <sub>j</sub> = 25°C
On-State Threshold Voltage	V <sub>T(TO)</sub>	1.05		V	T <sub>j</sub> = 125°C
On-State Slope Resistance	r <sub>T</sub>	150		mΩ	T <sub>j</sub> = 125°C
Gate Trigger Current	I <sub>GT</sub>	20	200	µA	V <sub>D</sub> = 7 V
Gate Trigger Voltage	V <sub>GT</sub>	0.8		V	V <sub>D</sub> = 7 V
Holding Current	I <sub>H</sub>	5		mA	R <sub>GK</sub> = 1 kΩ
Latching Current	I <sub>L</sub>	6		mA	R <sub>GK</sub> = 1 kΩ
Critical Rate of Voltage Rise	dv/dt	30		V/µs	V <sub>D</sub> = .67 x V <sub>DRM</sub> R <sub>GK</sub> = 1 kΩ T <sub>j</sub> = 125°C
Critical Rate of Current Rise	di/dt	50		A/µs	I <sub>G</sub> = 10 mA dI <sub>G</sub> /dt = 0.1 A/µs T <sub>j</sub> = 125°C
Gate Controlled Delay Time	t <sub>gd</sub>	2		µs	I <sub>G</sub> = 10 mA dI <sub>G</sub> /dt = 0.1 A/µs
Commutated Turn-Off Time	t <sub>q</sub>	50		µs	T <sub>C</sub> = 85°C V <sub>D</sub> = .67 x V <sub>DRM</sub> V <sub>R</sub> = 35 V I <sub>T</sub> = I <sub>T(AV)</sub>
Thermal Resistance junc. to case	R <sub>θjc</sub>	7.5		K/W	
Thermal Resistance junc. to amb.	R <sub>θja</sub>	80		K/W	