

### SILICON GATE CMOS

### 524,288 WORD x 8 BIT CMOS PSEUDO STATIC RAM

#### Description

The TC51V8512AF is a 4M bit high speed CMOS pseudo static RAM organized as 524,288 words by 8 bits. The TC51V8512AF utilizes a one transistor dynamic memory cell with CMOS peripheral circuitry to provide high capacity, high speed and low power storage. The TC51V8512AF operates from a single 3.0V power supply. Refreshing is supported by a refresh ( $\overline{OE}/RFSH$ ) input which enables two types of refreshing - auto refresh and self refresh. The TC51V8512AF features a static RAM-like interface with a write cycle in which the input data is written into the memory cell at the rising edge of R/W thus simplifying the microprocessor interface.

The TC51V8512AF is available in a 32-pin small outline plastic flat package, and a thin small outline package (forward type, reverse type).


#### Features

- Organization: 524,288 words x 8 bits
- Low voltage function: 3.0V±10%
- Data retention supply voltage: 2.0V ~ 3.3V
- Fast access time

	TC51V8512AF Family	
	-12	-15
$t_{CEA}$ $\overline{CE}$ Access Time	120ns	150ns
$t_{OEA}$ $\overline{OE}$ Access Time	60ns	80ns
$t_{RC}$ Cycle Time	190ns	230ns
Power Dissipation	99mW	66mW
Self Refresh Current	3.0V	40µA

- Auto refresh is supported by an internal refresh address counter
- Self refresh is supported by an internal timer
- Inputs and outputs TTL compatible
- Refresh: 2048 refresh cycles/32ms
- Package
  - TC51V8512AF: SOP32-P-525
  - TC51V8512AFT: TSOP32-P-400
  - TC51V8512ATR: TSOP32-P-400A


#### Pin Connection (Top View)



#### Pin Names

A0 ~ A18	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}/RFSH$	Output Enable Input Refresh Input
$\overline{CE}$	Chip Enable Input
I/O1 ~ I/O8	Data Inputs/Outputs
$V_{DD}$	Power
GND	Ground

Block Diagram



Operating Mode

MODE	PIN	$\overline{CE}$	$\overline{OE}/RFSH$	R/W	A0 - A18	I/O1 ~ 8
Read		L	L	H	V*	OUT
Write		L	*	L	V*	IN
$\overline{CE}$ only Refresh		L	H	H	V*	HZ
Auto/Self Refresh		H	L	*	*	HZ
Standby		H	H	*	*	HZ

H = High level input ( $V_{IH}$ )

L = Low level input ( $V_{IL}$ )

\* =  $V_{IH}$  or  $V_{IL}$

V\* = At the falling edge of  $\overline{CE}$ , all address inputs are latched. At all other times, the address inputs are "\*\*".

HZ = High impedance

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT	NOTES
$V_{IN}$	Input Voltage	-1.0 ~ 7.0	V	1
$V_{OUT}$	Output Voltage	-1.0 ~ 7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0 ~ 7.0	V	
$T_{OPR}$	Operating Temperature	0 ~ 70	°C	
$T_{STRG}$	Storage Temperature	-55 ~ 150	°C	
$T_{SOLDER}$	Soldering Temperature • Time	260 • 10	°C • sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

## DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
$V_{DD}$	Power Supply Voltage	2.7	3.0	3.3	V	2
$V_{IH}$	Input High Voltage	2.1	-	$V_{DD} + 0.5$	V	
$V_{IL}$	Input Low Voltage	-0.5	-	0.7	V	

DC Characteristics ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 3V \pm 10\%$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES	
$I_{DDO}$	Operating Current (Average) $\overline{CE}$ , Address cycling: $t_{RC} = t_{RC} \text{ min.}$	120ns version	-	20	30	mA	3,4
		150ns version	-	15	20		
$I_{DDS1}$	Standby Current $\overline{CE} = V_{IH}$ , $\overline{OE/RFSH} = V_{IH}$	-	-	0.5		mA	
$I_{DDS2}$	Standby Current $\overline{CE} = V_{DD} - 0.2V$ , $\overline{OE/RFSH} = V_{DD} - 0.2V$	-	-	40		$\mu\text{A}$	
$I_{DDF1}$	Self Refresh Current (Average) $\overline{CE} = V_{IH}$ , $\overline{OE/RFSH} = V_{IL}$	-	-	0.5		mA	
$I_{DDF2}$	Self Refresh Current (Average) $\overline{CE} = V_{DD} - 0.2V$ , $\overline{OE/RFSH} = 0.2V$	-	-	40		$\mu\text{A}$	
$I_{DDF3}$	Auto Refresh Current (Average) $\overline{OE/RFSH}$ cycling: $t_{FC} = t_{FC} \text{ min.}$	120ns version	-	20	30	mA	3
		150ns version	-	15	20		
$I_{DDF4}$	$\overline{CE}$ only Refresh Current (Average) $\overline{CE}$ , Address cycling: $t_{RC} = t_{RC} \text{ min.}$	120ns version	-	20	30	mA	3
		150ns version	-	15	20		
$I_{I(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ , All other Inputs not under test = $0V$	-	-	$\pm 10$		$\mu\text{A}$	
$I_{O(L)}$	Output Leakage Current Output Disabled ( $\overline{CE} = V_{IH}$ or $\overline{OE/RFSH} = V_{IH}$ or $R/W = V_{IL}$ ), $0V \leq V_{OUT} \leq V_{DD}$	-	-	$\pm 10$		$\mu\text{A}$	
$V_{OH}$	Output High Level $I_{OH} = -100\mu\text{A}$	$V_{DD} - 0.2$	-	-		V	
$V_{OL}$	Output Low Level $I_{OL} = 100\mu\text{A}$	-	-	0.2		V	

Capacitance\* ( $V_{DD} = 3V$ ,  $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$C_{I1}$	Input Capacitance (A0 ~ A18)	-	5	pF
$C_{I2}$	Input Capacitance ( $\overline{CE}$ , $\overline{OE/RFSH}$ , R/W)	-	7	
$C_{IO}$	Input/Output Capacitance	-	7	

\*This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = 0 ~ 70°C, V<sub>DD</sub> = 3V±10%) (Notes: 5, 6, 7)

SYMBOL	PARAMETER	-120		-150		UNIT	NOTES	
		MIN.	MAX.	MIN.	MAX.			
t <sub>RC</sub>	Random Read, Write Cycle Time	190	–	230	–			
t <sub>RMW</sub>	Read Modify Write Cycle Time	250	–	290	–			
t <sub>CE</sub>	$\overline{CE}$ Pulse Width	120	10,000	150	10,000			
t <sub>p</sub>	$\overline{CE}$ Precharge Time	70	–	80	–			
t <sub>CEA</sub>	$\overline{CE}$ Access Time	–	120	–	150			
t <sub>OEa</sub>	$\overline{OE}$ Access Time	–	60	–	80			
t <sub>CLZ</sub>	$\overline{CE}$ to Output in Low -Z	20	–	20	–			
t <sub>OLZ</sub>	$\overline{OE}$ to Output in Low -Z	0	–	0	–			
t <sub>WLZ</sub>	Output Active from End of Write	5	–	5	–			
t <sub>CHZ</sub>	Chip Disable to Output in High-Z	0	30	0	30		8	
t <sub>OHZ</sub>	$\overline{OE}$ Disable to Output in High-Z	0	30	0	30		8	
t <sub>WHZ</sub>	Write Enable to Output in High-Z	0	30	0	30		8	
t <sub>OSC</sub>	$\overline{OE}$ Setup Time Referenced to $\overline{CE}$	0	–	0	–		8	
t <sub>OHc</sub>	$\overline{OE}$ Hold Time Referenced to $\overline{CE}$	15	–	15	–		8	
t <sub>RCS</sub>	Read Command Setup Time	0	–	0	–	ns		
t <sub>RCH</sub>	Read Command Hold Time	0	–	0	–			
t <sub>WP</sub>	Write Pulse Width	35	–	35	–			
t <sub>WCH</sub>	Write Command Hold Time	70	–	70	–			
t <sub>CWL</sub>	Write Command to $\overline{CE}$ Lead Time	35	–	35	–			
t <sub>DSW</sub>	Data Setup Time from R/W	30	–	30	–			9
t <sub>DSC</sub>	Data Setup Time from $\overline{CE}$	30	–	30	–			9
t <sub>DHW</sub>	Data Hold Time from R/W	0	–	0	–			9
t <sub>DHC</sub>	Data Hold Time from $\overline{CE}$	0	–	0	–			9
t <sub>ASC</sub>	Address Setup Time	0	–	0	–			10
t <sub>AHC</sub>	Address Hold Time	25	–	25	–			10
t <sub>FC</sub>	Auto Refresh Cycle Time	190	–	230	–			
t <sub>RFD</sub>	RFSH Delay Time from $\overline{CE}$	70	–	80	–			
t <sub>FAP</sub>	RFSH Pulse Width (Auto Refresh)	80	8,000	80	8,000			11
t <sub>FP</sub>	RFSH Precharge Time	40	–	40	–			11
t <sub>FAS</sub>	RFSH Pulse Width (Self Refresh)	8,000	–	8,000	–			11
t <sub>FRS</sub>	$\overline{CE}$ Delay Time from RFSH (Self Refresh)	250	–	300	–			11
t <sub>REF</sub>	Refresh Period (2048 cycles, A0 ~ A10)	–	32	–	32	ms		
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	ns		

## Notes:

- 1) Stress greater than those listed under "Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are referenced to GND.
- 3)  $I_{DD0}$ ,  $I_{DDF3}$ , and  $I_{DDF4}$  depend on the cycle time.
- 4)  $I_{DD0}$  depends on the output loading. Specified values are obtained with the outputs open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE}$  is required after power-up before proper device operation is achieved.
- 6) AC measurements assume  $t_T = 5$ ns.
- 7) Measured with a load equivalent to 1 TTL load and 100pF.
- 8)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 9) For write cycles, the input data is latched at the earlier of R/W or  $\overline{CE}$  rising edge. Therefore, the input data must be valid during the setup time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 10) All address inputs are latched at the falling edge of  $\overline{CE}$ . Therefore, all the address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 11) The two refresh operations, auto refresh and self refresh, are defined by the  $\overline{RFSH}$  pulse width under the condition  $\overline{CE} = V_{IH}$ .  
 Auto refresh :  $\overline{RFSH}$  pulse width  $\leq t_{FAP}$  (max.)  
 Self refresh :  $\overline{RFSH}$  pulse width  $\geq t_{FAS}$  (min.)


The timing parameter  $t_{FRS}$  must be met for proper device operation under the following conditions:

- after self refresh
- if  $\overline{OE}/\overline{RFSH} = "L"$  after power-up

Data Retention Characteristics (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	—	3.3	V
I <sub>DDF2</sub>	Self Refresh Current	V <sub>DH</sub> = 3.0V		40	μA
t <sub>R</sub>	Recovery Time	5	—	—	ms


\*The rising and falling slope of V<sub>DD</sub> must be more than 50ms for proper device operation (20ms/V).




Notes: R/W, A0 ~ A18 = V<sub>IH</sub> or V<sub>IL</sub>  
 I<sub>DDF1</sub> is applicable when OE/RFSH = V<sub>IL</sub> (max.), CE = V<sub>IH</sub> (min.).

### Timing Waveforms


#### Read Cycle




#### Write Cycle 1 ( $\overline{OE}$ Fixed High)



Write Cycle 2 ( $\overline{OE}$  Clocked or Fixed Low)




Read Modify Write Cycle




 : H or L

**CE Only Refresh**



**Auto Refresh**



**Self Refresh**

