TEA1792TS Datasheet PDF - NXP


www.Datasheet-PDF.com

TEA1792TS
NXP

Part Number TEA1792TS
Description GreenChip synchronous rectifier controller
Page 13 Pages

TEA1792TS datasheet pdf
View PDF for PC
TEA1792TS pdf
View PDF for Mobile


No Preview Available !

TEA1792TS
GreenChip synchronous rectifier controller
Rev. 3 — 29 January 2014
Product data sheet
1. General description
The TEA1792TS is a member of the new generation of Synchronous Rectifier (SR)
controller ICs for switched mode power supplies. Its high level of integration allows the
design of a cost-effective power supply with a very low number of external components.
The TEA1792TS is a controller IC dedicated to synchronous rectification on the
secondary side of discontinuous conduction mode and quasi-resonant flyback converters.
The TEA1792TS is fabricated in a Silicon-On-Insulator (SOI) process.
2. Features and benefits
2.1 Distinctive features
Accurate synchronous rectification functionality
Wide supply voltage range (8.5 V to 38 V)
High level of integration, resulting in a very low external component count
High driver output voltage of 10 V to drive all MOSFET brands to the lowest RDSon
Selectable regulation level for driver stage
2.2 Green features
Low current consumption
High system efficiency from no load to full load
2.3 Protection features
UnderVoltage Protection (UVP)
3. Applications
The TEA1792TS is intended for adapters. The device can also be used in all other
discontinuous conduction mode systems and quasi-resonant flyback systems that
demand a highly efficient and cost-effective solution.



No Preview Available !

NXP Semiconductors
TEA1792TS
GreenChip synchronous rectifier controller
4. Ordering information
Table 1. Ordering information
Type number
Package
Name Description
TEA1792TS/1
TSOP6 plastic surface-mounted package; 6 leads
5. Block diagram
Version
SOT457
6(/5(*
—$
'(7(&7,21
9&&
89/2
6833/<
$1'%,$6
656(16(
P9
P9
P9
FRQWURO
54
64
P9
7,0(5

,&
'5,9(5
GULYHU
See Table 2 for details on the pinning.
(1) 1.8 s and 2.1 s.
Fig 1. Block diagram
*1'
DDD
TEA1792TS
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 29 January 2014
© NXP B.V. 2014. All rights reserved.
2 of 13



No Preview Available !

NXP Semiconductors
6. Pinning information
6.1 Pinning
TEA1792TS
GreenChip synchronous rectifier controller
SRSENSE 1
6 DRIVER
GND 2 IC 5 n.c.
VCC 3
Fig 2. Pin configuration TSOP6
4 SELREG
aaa-001385
6.2 Pin description
Table 2. Pin description
Symbol
Pin
SRSENSE
1
GND
2
VCC
SELREG
3
4
n.c 5
DRIVER
6
Description
synchronous timing input
ground
supply voltage
selection input for driver regulation level
not connected
driver output for SR MOSFET
TEA1792TS
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 29 January 2014
© NXP B.V. 2014. All rights reserved.
3 of 13



No Preview Available !

NXP Semiconductors
TEA1792TS
GreenChip synchronous rectifier controller
7. Functional description
7.1 Introduction
The TEA1792TS is the controller for synchronous rectification used in discontinuous
conduction mode and quasi-resonant flyback converters.
7.2 Start-up and UnderVoltage LockOut (UVLO)
The IC leaves the undervoltage lockout state and activates the synchronous rectifier
circuitry when the voltage on the VCC pin is above 8.5 V (typical). When the voltage drops
below 8.0 V (typical), the undervoltage lockout state is entered again and the SR driver
output is actively kept low.
7.3 Synchronous rectification
After a negative voltage lower than Vact(drv) (220 mV typical) is sensed on the SRSENSE
pin, the driver output voltage is driven HIGH. Then the external MOSFET is switched on.
As soon as the SRSENSE voltage rises to Vreg(drv) (42 mV/30 mV) the driver output
voltage is regulated to maintain the Vreg(drv) on the SRSENSE pin. When the SRSENSE
voltage is above the Vdeact(drv) level (12 mV typical), the driver output is pulled to ground.
After switch-on of the SR MOSFET, the input signal on the SRSENSE pin is blanked
during the tact(sr)(min) (1.8 s typical). This action eliminates false switch-off due to high
frequency ringing at the start of the secondary stroke.
When the voltage on the SRSENSE pin is Vreg(drv), the driver output voltage is reduced.
This reduction enables the external power switch to be switched off quickly when the
current through the switch reaches zero. The zero current switch-off removes the need for
a separate Standby mode to maintain high efficiency during the no-load operation. The
zero current is detected by sensing a Vdeact(drv) (12 mV typical) level on the SRSENSE
pin (see Figure 3).
TEA1792TS
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 29 January 2014
© NXP B.V. 2014. All rights reserved.
4 of 13




TEA1792TS datasheet pdf
Download PDF
TEA1792TS pdf
View PDF for Mobile


Similiar Datasheets : TEA1792TS

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Privacy Policy + Contact