TEA1732LTS Datasheet PDF - NXP


www.Datasheet-PDF.com

TEA1732LTS
NXP

Part Number TEA1732LTS
Description GreenChip SMPS control IC
Page 20 Pages

TEA1732LTS datasheet pdf
View PDF for PC
TEA1732LTS pdf
View PDF for Mobile


No Preview Available !

TEA1732LTS
GreenChip SMPS control IC
Rev. 1 — 18 March 2014
Product data sheet
1. General description
The TEA1732LTS is a low cost Switched Mode Power Supply (SMPS) controller IC
intended for flyback topologies. The TEA1732LTS operates in peak current and frequency
control mode. Frequency jitter has been implemented to reduce ElectroMagnetic
Interference (EMI). Slope compensation is integrated for Continuous Conduction Mode
(CCM) operation.
The TEA1732LTS IC features OverPower Protection (OPP). The controller accepts an
overpower situation for a limited amount of time.
Mains undervoltage protection (brownout), output OverVoltage Protection (OVP), and
OverTemperature Protection (OTP) can be implemented using a minimal number of
external components.
At low-power levels, the primary peak current is set to 25 % of the maximum peak current.
The switching frequency is reduced to limit the switching losses. The combination of fixed
frequency operation at high output power and frequency reduction at low output power
provides high efficiency over the total load range.
The TEA1732LTS makes the design of low-cost, highly efficient and reliable supplies for
power requirements up to 75 W easier by requiring a minimum number of external
components.
2. Features and benefits
SMPS controller IC enabling low-cost applications
Large input voltage range (12 V to 30 V)
Integrated OverVoltage Protection (OVP) on the VCC pin
Accurate OverVoltage Protection (OVP) via the ISENSE pin
Very low supply current during start-up and restart (10 A typical)
Low supply current during normal operation (0.58 mA typical without load)
Internal overpower time-out
Overpower protection or high/low line compensation
Fixed switching frequency with frequency jitter to reduce EMI
Frequency reduction with fixed minimum peak current to maintain high efficiency at
low output power levels
Frequency increase at peak power operation
Slope compensation for CCM operation
Integrated soft-start



No Preview Available !

NXP Semiconductors
TEA1732LTS
GreenChip SMPS control IC
Low and adjustable OverCurrent Protection (OCP) trip level
Mains undervoltage protection (brownout)
External OverTemperature Protection (OTP)
IC overtemperature protection
3. Applications
All applications that require an efficient and cost-effective power supply solution up to
75 W.
4. Ordering information
Table 1. Ordering information
Type number
Package
Name
Description
TEA1732LTS/1
TSOP6
plastic surface-mounted package; 6 leads
5. Block diagram
Version
SOT457
9&&
*1'
9&&VWDUW
UHVWDUW

9
9
6
9&&VWRS
5
4
5(67$57
&21752/
9FFVLQN
SRZHUGRZQ
P$
9
9
ODWFKUHVHW
9FFVLQN
ODWFK
 9
293DX[
RYHUORDG
PVHF
GHOD\
&2817
72
293
VHW
įPD[
26&,//$7 25
IUHTXHQF\UHGXFWLRQ
GULYHU
9FWUO ,SHDN
P9
9FWUO ,SHDN
$1$/2*
&21752/
7(03(5$785(
3527(&7,21
02'8/$7 ,21
6/23(
&203(16$7,21
273
9
N
 &75/
'5,9(5
'59

6
4
5
GULYHU
%/$1.
VHW
VWRS
įPD[
UHVWDUW
,6(16(
9

293DX[ /(%
2&3 VRIWVWDUW
0,1,080
9FWUO ,SHDN VWRS
9VRIWVWDUW
29(532:(5
&203(16$7,21
,LQ
ODWFK
Fig 1. TEA1732LTS block diagram
įPD[SURW
&2817
72
įPD[
UHVWDUW
6
4
5
ODWFK
6
4
5
EURZQRXW
įPD[SURW
RYHUORDG
9&&VWDUW
SRZHUGRZQ
SURWORZ
273
SURWORZ
293
ODWFKUHVHW
SURWORZ &2817
72
FORFN
OLQ
EURZQRXW
0$,16
'(7(&7,21
9
 $

3527(&7
',*,7$/&21752/
DDD
TEA1732LTS
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 18 March 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
2 of 20



No Preview Available !

NXP Semiconductors
6. Pinning information
6.1 Pinning
TEA1732LTS
GreenChip SMPS control IC
9&& 
 '5,9(5
*1'  ,&  ,6(16(
3527(&7 
Fig 2. TEA1732LTS pin configuration
 &75/
DDD
6.2 Pin description
Table 2. Pin description
Symbol
Pin
VCC
1
GND
2
PROTECT
3
CTRL
4
ISENSE
5
DRIVER
6
Description
supply voltage
ground
protection and mains detect input
control input
current sense and accurate OVP input
gate driver output
7. Functional description
7.1 General control
The TEA1732LTS contains a controller for a flyback circuit. A typical configuration is
shown in Figure 3.
TEA1732LTS
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 18 March 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
3 of 20



No Preview Available !

NXP Semiconductors
TEA1732LTS
GreenChip SMPS control IC
&
'
5
&
5
9&& 
*1' 
3527(&7 
'
5
,&
'
Fig 3. TEA1732LTS typical configuration
5
 '5,9(5
 ,6(16(
 &75/
2
&
5
6
5
5
5
'
'
&
7
=
2
DDD
7.2 Start-up and UnderVoltage LockOut (UVLO)
Initially, the capacitor on the VCC pin, C3, is charged from the high-voltage mains via
resistor R1.
As long as VCC is below Vstartup, the IC current consumption is low (10 A typical). When
VCC reaches Vstartup, the IC first waits for the mains voltage to exceed the brownin level,
and the PROTECT pin to reach the Vdet(PROTECT)(L) voltage. When both conditions are
met, the IC starts switching. An internal soft-start time of 3.5 ms allows the ISENSE peak
voltage to increase gradually to prevent audible noise. In a typical application, the
auxiliary winding of the transformer takes over the supply voltage.
If a protection is triggered, the controller stops switching. Depending on the protection
triggered, it either causes a restart or latches the converter to an off-state.
The brownout and maximum duty cycle protections cause a save restart. The OPP,
UVLO, OVP, external OTP and internal OTP protections latch the converter to an off-state.
A restart protection disables the switching of the IC. The supply voltage of the IC drops to
the UVLO level. When the UVLO level is reached, the IC switches to Power-down mode,
where it consumes a low supply current (10 A typical). The VCC capacitor is recharged
via R1 until the VCC start-up level is reached. A delayed restart is performed to lower the
average input power during a fault condition. Depending on the cause of the restart
protection, the restart sequence that discharges and recharges the VCC capacitor is
performed once or repeated three times, before switching recommences (See Figure 4).
When a latched protection is triggered, the TEA1732LTS immediately enters Power-down
mode. The VCC pin is clamped to a voltage just above the latch protection reset voltage
(Vrst(latch) + 0.9 V).
TEA1732LTS
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 18 March 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
4 of 20




TEA1732LTS datasheet pdf
Download PDF
TEA1732LTS pdf
View PDF for Mobile


Similiar Datasheets : TEA1732LTS

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Privacy Policy + Contact