STK88C4050 Datasheet PDF - Syntec Semiconductor

www.Datasheet-PDF.com

STK88C4050
Syntec Semiconductor

Part Number STK88C4050
Description ROM-less Adpcm Voice Controller
Page 23 Pages


STK88C4050 datasheet pdf
Download PDF
STK88C4050 pdf
View PDF for Mobile

No Preview Available !

Syntek Semiconductor Co., Ltd.
STK88C4050
1. FEATURES
Specification
* Operating voltage : 2.5V - 5.5V.
* Maximum CPU operating frequency : 4,194,304Hz at 2.7V.
* Provide X’tal or RC oscillator. Both can run at high speed or slow speed(low power).
RC oscillator can detect internal or external resister automatically.
* I/O port.
- 24 I/O pins.
- 8 of 24 pins with wake up function.
* Five 12-bit timers.
* Four channels for voice or melody processing.
* Two DACs for voice or melody playing. Also, internal programming for single DAC
playing.
* One pair of PWM for voice or melody playing.
* Eight interrupt sources :
NMI - Can be Watchdog Timer interrupt
IRQ0 - Timer 0 interrupt
IRQ1 - Timer 1 interrupt
IRQ2 - Timer 2 interrupt
IRQ3 - Timer 3 interrupt
IRQ4 - Timer 4 interrupt
IRQ5 - External interrupt
IRQ6 - Base Timer interrupt
www.DataSheet4U.comVoice Microcontroller
1/23



No Preview Available !

Syntek Semiconductor Co., Ltd.
STK88C4050
2. PIN NAME ASSIGNMENT ( Total: 97 pads )
Pin Name
I/O Function description
1) P10~P17
I/O 8-bit I/O pins for port 1 with wake-up interrupt
2) P20~P27
I/O 8-bit I/O pins for port 2
3) P30~P37
I/O 8-bit I/O pins for port 3
4) DAC1
O Current output port
5) DAC2
O Current output port
6) PWM1
O Voltage output port
7) PWM2
O Voltage output port
8) VCOCAP
I/O PLL used.
9) RXOSC
I X’TAL or Ring osc pad
10) XOSC2
O X’TAL pad
11) RESB
I System reset pin; internal pull_high.
12) TESTB
I Test pin; internal pull_high.
13) VDD
I Power
14) VDD(PWM)
I
Power for PWM module
15) GND1
I Ground
16) GND2
I Ground
17) GND(PWM)
I
Ground for PWM module
18) ROMSEL[1:0] I
Rom size selection.
19) ROMCSB
O For external rom chip enable
20) ROMEB[3:0]
O
For external rom chip output enable
21) RADDR[19:14] O
For external rom address
22) XADDR[4:1]
O
For external rom address
23) ADDR[15:0]
I/O External rom and CPU address
24) DATA[7:0] I Data from external rom
25) IRQA
I Low can derive to 7 IRQ vectors.
26) ICE_MOD I High can be ICE mode used.
27) R/W
I/O Internal or external CPU r/w
28) CPUDATA[7:0] I/O
Internal or external CPU data
29) RDY6502
O Internal CPU RDY
30) IRQL
O Internal CPU IRQ
31) NMIL
O Internal CPU NMI
32) CRESB
O Internal CPU RESETB
Voice Microcontroller
2/23



No Preview Available !

Syntek Semiconductor Co., Ltd.
STK88C4050
33) CPUCLK
34) PGMB
32) XR
O Internal CPU clock input.
I For programming EPROM or FLASH_ROM.
I X’tal or Ring osc selection.
3. ADDRESS ARRANGEMENT
1) RAM ( max. 192 bytes )
0000-00BF for data storage.
0100-01BF for stack and data area.. This area is overlapped with 0000-00BF.
2) ROM
ROMSEL[1:0] to select rom size type:
ROMSEL[1:0]=11 -> Max. can implement 32Meg bits by 8Meg x 4
ROMSEL[1:0]=10 -> Max. can implement 16Meg bits by 4Meg x 4
ROMSEL[1:0]=01 -> Max. can implement 8Meg bits by 2Meg x 4
ROMSEL[1:0]=00 -> Max. can implement 4Meg bits by 1Meg x 4
Max. 32Meg bits for program and speech data area.
This area splits into 256 banks(000~255). There are 16k bytes for every bank.
Related address shows below:
BANK address CPU address ROM address
bank 0
00000000
8000-BFFF 000000-003FFF
bank 1
00000001
8000-BFFF 004000-007FFF
bank 2
00000010
8000-BFFF 008000-00BFFF
………………………………………………………………..
bank 254 11111110
8000-BFFF 3F8000-3FBFFF
bank 255 11111111
8000-BFFF 3FC000-3FFFFF
(bank 255 11111111
C000-FFFF 3FC000-3FFFFF)
If RESET or IRQ or NMI or Bank address=FF
ROM address will indicate to 3FC000-3FFFFF.
FFFF, FFFE - IRQ vector.
FFFD, FFFC - RES vector.
FFFB, FFFA - NMI vector for watchdog interrupt.
3) IRQ vector, if IRQ vector is optioned to 7 levels.
IRQA=0 -> IRQ vector =FFFF,FFFE
IRQA=1 -> IRQ0 vector =FFE1,FFE0 (timer_0)
Voice Microcontroller
3/23



No Preview Available !

Syntek Semiconductor Co., Ltd.
IRQ1 vector
IRQ2 vector
IRQ3 vector
IRQ4 vector
IRQ5 vector
IRQ6 vector
=FFE3,FFE2 (timer_1)
=FFE5,FFE4 (timer_2)
=FFE7,FFE6 (timer_3)
=FFE9,FFE8 (timer_4)
=FFEB,FFEA (external)
=FFED,FFEC (base timer)
4. Register description
(1) Read and Write
00C0 IRQ flag register. Read & write.
Read function :
Bit 0 :
= 1 Timer 0 flag, IRQ 0.
1 : = 1 Timer 1 flag, IRQ 1
2 : = 1 Timer 2 flag, IRQ 2.
3 : = 1 Timer 3 flag, IRQ 3.
4 : = 1 Timer 4 flag, IRQ 4.
5 : = 1 External flag, IRQ5.
6 : = 1 Base Timer flag, IRQ6
7 : = 1 Reserved.
Write function :
Bit 0 :
= 0 Clear timer 0 flag.
1 : = 0 Clear timer 1 flag.
2 : = 0 Clear timer 2 flag.
3 : = 0 Cclear timer 3 flag.
4 : = 0 Clear timer 4 flag.
5 : = 0 Clear External flag.
6 : = 0 Clear Base Timer flag.
7 : = 0 Reserved.
STK88C4050
Voice Microcontroller
4/23



STK88C4050 datasheet pdf
Download PDF
STK88C4050 pdf
View PDF for Mobile


Related : Start with STK88C405 Part Numbers by
STK88C4050 ROM-less Adpcm Voice Controller STK88C4050
Syntec Semiconductor
STK88C4050 pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Contact