PCA9530 Datasheet PDF - NXP Semiconductors


www.Datasheet-PDF.com

PCA9530
NXP Semiconductors

Part Number PCA9530
Description 2-bit I2C-bus LED dimmer
Page 24 Pages

PCA9530 datasheet pdf
View PDF for PC
PCA9530 pdf
View PDF for Mobile


No Preview Available !

PCA9530
2-bit I2C-bus LED dimmer
Rev. 03 — 26 February 2009
www.DataSheet4U.com
Product data sheet
1. General description
The PCA9530 is a 2-bit I2C-bus and SMBus I/O expander optimized for dimming LEDs in
256 discrete steps for Red/Green/Blue (RGB) color mixing and backlight applications.
The PCA9530 contains an internal oscillator with two user programmable blink rates and
duty cycles coupled to the output PWM. The LED brightness is controlled by setting the
blink rate high enough (> 100 Hz) that the blinking cannot be seen and then using the
duty cycle to vary the amount of time the LED is on and thus the average current through
the LED.
The initial setup sequence programs the two blink rates/duty cycles for each individual
PWM. From then on, only one command from the bus master is required to turn individual
LEDs ON, OFF, BLINK RATE 1 or BLINK RATE 2. Based on the programmed frequency
and duty cycle, BLINK RATE 1 and BLINK RATE 2 will cause the LEDs to appear at a
different brightness or blink at periods up to 1.69 second. The open-drain outputs directly
drive the LEDs with maximum output sink current of 25 mA per bit and 50 mA per
package.
To blink LEDs at periods greater than 1.69 second, the bus master (MCU, MPU, DSP,
chip set, etc.) must send repeated commands to turn the LED on and off as is currently
done when using normal I/O Expanders like the NXP Semiconductors PCF8574 or
PCA9554. Any bits not used for controlling the LEDs can be used for General Purpose
parallel Input/Output (GPIO) expansion which provides a simple solution when additional
I/O is needed for ACPI power switches, sensors, push buttons, alarm monitoring, fans,
etc.
The active LOW hardware reset pin (RESET) and Power-On Reset (POR) initialize the
registers to their default state causing the bits to be set HIGH (LED off).
One hardware address pin on the PCA9530 allows two devices to operate on the same
bus.
2. Features
I 2 LED drivers (on, off, flashing at a programmable rate)
I 2 selectable, fully programmable blink rates (frequency and duty cycle) between
0.591 Hz and 152 Hz (1.69 seconds and 6.58 milliseconds)
I 256 brightness steps
I Input/output not used as LED drivers can be used as regular GPIOs
I Internal oscillator requires no external components
I I2C-bus interface logic compatible with SMBus
I Internal power-on reset



No Preview Available !

NXP Semiconductors
www.DataSheet4U.com
PCA9530
2-bit I2C-bus LED dimmer
I Noise filter on SCL/SDA inputs
I Active LOW reset input (RESET)
I 2 open-drain outputs directly drive LEDs to 25 mA
I Edge rate control on outputs
I No glitch on power-up
I Supports hot insertion
I Low standby current
I Operating power supply voltage range of 2.3 V to 5.5 V
I 0 Hz to 400 kHz clock frequency
I ESD protection exceeds 2000 V HBM per JESD22-A114, 150 V MM per
JESD22-A115 and 1000 V CDM per JESD22-C101
I Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
I Packages offered: SO8, TSSOP8 (MSOP8)
3. Ordering information
Table 1. Ordering information
Tamb = 40 °C to +85 °C
Type number Topside
mark
Package
Name
Description
Version
PCA9530D
PCA9530 SO8
plastic small outline package; 8 leads; body width 3.9 mm
SOT96-1
PCA9530DP 9530
TSSOP8[1] plastic thin shrink small outline package; 8 leads; body width 3 mm SOT505-1
[1] Also known as MSOP8.
4. Block diagram
PCA9530
SCL
SDA
INPUT
FILTERS
A0
I2C-BUS
CONTROL
INPUT
REGISTER
LED SELECT (LSn)
REGISTER
VDD
RESET
VSS
POWER-ON
RESET
OSCILLATOR
PRESCALER 0
REGISTER
PRESCALER 1
REGISTER
0
1
PWM0
REGISTER
PWM1
REGISTER
BLINK0
BLINK1
Remark: Only one I/O shown for clarity.
Fig 1. Block diagram
PCA9530_3
Product data sheet
Rev. 03 — 26 February 2009
LEDn
002aae498
© NXP B.V. 2009. All rights reserved.
2 of 24



No Preview Available !

NXP Semiconductors
5. Pinning information
5.1 Pinning
www.DataSheet4U.com
PCA9530
2-bit I2C-bus LED dimmer
A0 1
LED0 2
LED1 3
VSS 4
8 VDD
7 SDA
PCA9530D
6 SCL
5 RESET
002aae496
Fig 2. Pin configuration for SO8
A0 1
LED0 2
LED1 3
VSS 4
PCA9530DP
8 VDD
7 SDA
6 SCL
5 RESET
002aae497
Fig 3. Pin configuration for TSSOP8
(MSOP8)
5.2 Pin description
Table 2.
Symbol
A0
LED0
LED1
VSS
RESET
SCL
SDA
VDD
Pin description
Pin
1
2
3
4
5
6
7
8
Description
address input 0
LED driver 0
LED driver 1
supply ground
active LOW reset input
serial clock line
serial data line
supply voltage
6. Functional description
Refer to Figure 1 “Block diagram”.
6.1 Device addressing
Following a START condition, the bus master must output the address of the slave it is
accessing. The address of the PCA9530 is shown in Figure 4. To conserve power, no
internal pull-up resistor is incorporated on the hardware selectable address pin and it must
be pulled HIGH or LOW.
Fig 4. Slave address
slave address
1 1 0 0 0 0 A0 R/W
fixed
hardware
selectable
002aae499
PCA9530_3
Product data sheet
Rev. 03 — 26 February 2009
© NXP B.V. 2009. All rights reserved.
3 of 24



No Preview Available !

NXP Semiconductors
www.DataSheet4U.com
PCA9530
2-bit I2C-bus LED dimmer
The last bit of the address byte defines the operation to be performed. When set to logic 1
a read is selected, while a logic 0 selects a write operation.
6.2 Control register
Following the successful acknowledgement of the slave address, the bus master will send
a byte to the PCA9530, which will be stored in the Control register.
0 0 0 AI 0 B2 B1 B0
Auto-Increment flag
Reset state: 00h
Fig 5. Control register
register address
002aae500
The lowest 3 bits are used as a pointer to determine which register will be accessed.
If the Auto-Increment flag is set, the three low order bits of the Control register are
automatically incremented after a read or write. This allows the user to program the
registers sequentially. The contents of these bits will rollover to ‘000’ after the last register
is accessed.
When Auto-Increment flag is set (AI = 1) and a read sequence is initiated, the sequence
must start by reading a register different from the Input register (B2 B1 B0 0 0 0).
Only the 3 least significant bits are affected by the AI flag. Unused bits must be
programmed with zeroes.
6.2.1 Control register definition
Table 3. Register summary
B2 B1 B0 Symbol
0 0 0 INPUT
0 0 1 PSC0
0 1 0 PWM0
0 1 1 PSC1
1 0 0 PWM1
1 0 1 LS0
Access
read only
read/write
read/write
read/write
read/write
read/write
Description
input register
frequency prescaler 0
PWM register 0
frequency prescaler 1
PWM register 1
LED selector
PCA9530_3
Product data sheet
Rev. 03 — 26 February 2009
© NXP B.V. 2009. All rights reserved.
4 of 24




PCA9530 datasheet pdf
Download PDF
PCA9530 pdf
View PDF for Mobile


Similiar Datasheets : PCA9500 PCA9501 PCA9502 PCA9504A PCA9506 PCA9507 PCA9508 PCA9509 PCA9509 PCA9510 PCA9510A PCA9511 PCA9511A PCA9512 PCA9512A PCA9512B PCA9513 PCA9513A PCA9514 PCA9514A PCA9515 PCA9515A PCA9515A PCA9515B PCA9516 PCA9516A PCA9517 PCA9517 PCA9517 PCA9517A

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Privacy Policy + Contact