CY62128B Datasheet PDF - Cypress Semiconductor

www.Datasheet-PDF.com

CY62128B
Cypress Semiconductor

Part Number CY62128B
Description 128K x 8 Static RAM
Page 11 Pages


CY62128B datasheet pdf
Download PDF for PC
CY62128B pdf
View PDF for Mobile


No Preview Available !

CY62128B
MoBL
128K x 8 Static RAM
Features
• Temperature Ranges
— Commercial: 0°C to 70°C
— Industrial: –40°C to 85°C
— Automotive: –40°C to 125°C
• 4.5V – 5.5V operation
www.DataSheet4UC.cMoOmS for optimum speed/power
• Low active power
(70 ns, LL version, Commercial, Industrial)
— 82.5 mW (max.) (15 mA)
• Low standby power
(70 ns, LL version, Commercial, Industrial)
— 110 µW (max.) (15 µA)
• Automatic power-down when deselected
• TTL-compatible inputs and outputs
• Easy memory expansion with CE1, CE2, and OE options
Functional Description[1]
The CY62128B is a high-performance CMOS static RAM
organized as 131,072 words by 8 bits. Easy memory
expansion is provided by an active LOW Chip Enable (CE1),
an active HIGH Chip Enable (CE2), an active LOW Output
Enable (OE), and three-state drivers. This device has an
automatic power-down feature that reduces power
consumption by more than 75% when deselected.
Writing to the device is accomplished by taking Chip Enable
One (CE1) and Write Enable (WE) inputs LOW and Chip
Enable Two (CE2) input HIGH. Data on the eight I/O pins (I/O0
through I/O7) is then written into the location specified on the
address pins (A0 through A16).
Reading from the device is accomplished by taking Chip
Enable One (CE1) and Output Enable (OE) LOW while forcing
Write Enable (WE) and Chip Enable Two (CE2) HIGH. Under
these conditions, the contents of the memory location
specified by the address pins will appear on the I/O pins.
The eight input/output pins (I/O0 through I/O7) are placed in a
high-impedance state when the device is deselected (CE1
HIGH or CE2 LOW), the outputs are disabled (OE HIGH), or
during a write operation (CE1 LOW, CE2 HIGH, and WE LOW).
The CY62128B is available in a standard 450-mil-wide SOIC,
32-pin TSOP type I and STSOP packages.
Logic Block Diagram
A0
A1
A2
A3
A4
A5
A6
A7
A8
CCEE12
WE
OE
INPUT BUFFER
512x 256x 8
ARRAY
COLUMN
DECODER
POWER
DOWN
I/O 0
I/O 1
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 7
Note:
1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document #: 38-05300 Rev. *C
Revised February 14, 2005

CY62128B datasheet pdf
Download PDF for PC
CY62128B pdf
View PDF for Mobile


Related : Start with CY62128 Part Numbers by
CY62128 128K x 8 Static RAM CY62128
Cypress Semiconductor
CY62128 pdf
CY621282BN 1-Mbit (128K x 8) Static RAM CY621282BN
Cypress Semiconductor
CY621282BN pdf
CY62128B 128K x 8 Static RAM CY62128B
Cypress Semiconductor
CY62128B pdf
CY62128BN 1-Mbit (128K x 8) Static RAM CY62128BN
Cypress Semiconductor
CY62128BN pdf
CY62128DV30 1-Mb (128K x 8) Static RAM CY62128DV30
Cypress Semiconductor
CY62128DV30 pdf
CY62128E 1-Mbit (128K x 8) Static RAM CY62128E
Cypress Semiconductor
CY62128E pdf
CY62128EV30 1-Mbit (128K x 8) Static RAM CY62128EV30
Cypress Semiconductor
CY62128EV30 pdf
CY62128V 128K x 8 Static RAM CY62128V
Cypress Semiconductor
CY62128V pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   NEW   

Since 2010   ::   HOME   ::   Contact