74HCT40105 Datasheet PDF - NXP

www.Datasheet-PDF.com

74HCT40105
NXP

Part Number 74HCT40105
Description 4-bit x 16-word FIFO register
Page 30 Pages


74HCT40105 datasheet pdf
Download PDF for PC
74HCT40105 pdf
View PDF for Mobile


No Preview Available !

74HC40105; 74HCT40105
4-bit x 16-word FIFO register
Rev. 4 — 29 January 2016
Product data sheet
1. General description
The 74HC40105; 74HCT40105 is a first-in/first-out (FIFO) "elastic" storage register that
can store 16 4-bit words. It can handle input and output data at different shifting rates.
This feature makes it particularly useful as a buffer between asynchronous systems. Each
word position in the register is clocked by a control flip-flop, which stores a marker bit. A
logic 1 signifies that the data at that position is filled and a logic 0 denotes a vacancy in
that position. The control flip-flop detects the state of the preceding flip-flop and
communicates its own status to the succeeding flip-flop. When a control flip-flop is in the
logic 0 state and sees a logic 1 in the preceding flip-flop, it generates a clock pulse. The
clock pulse transfers data from the preceding four data latches into its own four data
latches and resets the preceding flip-flop to logic 0. The first and last control flip-flops have
buffered outputs. All empty locations "bubble" automatically to the input end, and all valid
data ripples through to the output end. As a result, the status of the first control flip-flop
(data-in ready output - DIR) indicates if the FIFO is full. The status of the last flip-flop
(data-out ready output - DOR) indicates whether the FIFO contains data. As the earliest
data is removed from the bottom of the data stack (output end), all data entered later will
automatically ripple toward the output. Inputs include clamp diodes that enable the use of
current limiting resistors to interface inputs to voltages in excess of VCC.
2. Features and benefits
Independent asynchronous inputs and outputs
Expandable in either direction
Reset capability
Status indicators on inputs and outputs
3-state outputs
Input levels:
For 74HC40105: CMOS level
For 74HCT40105: TTL level
3-state outputs
Complies with JEDEC standard JESD7A
ESD protection:
HBM JESD22-A114F exceeds 2 000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C

74HCT40105 datasheet pdf
Download PDF for PC
74HCT40105 pdf
View PDF for Mobile


Related : Start with 74HCT4010 Part Numbers by
74HCT40102 8-bit synchronous BCD down counter 74HCT40102
Philips
74HCT40102 pdf
74HCT40103 8-bit synchronous binary down counter 74HCT40103
Philips
74HCT40103 pdf
74HCT40103 8-bit synchronous binary down counter 74HCT40103
Integrated Circuit Systems
74HCT40103 pdf
74HCT40103D 8-bit synchronous binary down counter 74HCT40103D
Philips
74HCT40103D pdf
74HCT40103D 8-bit synchronous binary down counter 74HCT40103D
Integrated Circuit Systems
74HCT40103D pdf
74HCT40103DB 8-bit synchronous binary down counter 74HCT40103DB
Philips
74HCT40103DB pdf
74HCT40103DB 8-bit synchronous binary down counter 74HCT40103DB
Integrated Circuit Systems
74HCT40103DB pdf
74HCT40103N 8-bit synchronous binary down counter 74HCT40103N
Philips
74HCT40103N pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   NEW   

Since 2010   ::   HOME   ::   Contact